|
1 ; |
|
2 ; Copyright (c) 2008-2009 Nokia Corporation and/or its subsidiary(-ies). |
|
3 ; All rights reserved. |
|
4 ; This component and the accompanying materials are made available |
|
5 ; under the terms of "Eclipse Public License v1.0" |
|
6 ; which accompanies this distribution, and is available |
|
7 ; at the URL "http://www.eclipse.org/legal/epl-v10.html". |
|
8 ; |
|
9 ; Initial Contributors: |
|
10 ; Nokia Corporation - initial contribution. |
|
11 ; |
|
12 ; Contributors: |
|
13 ; |
|
14 ; Description: |
|
15 ; |
|
16 ; NE1_TBVariant bootstrap configuration file |
|
17 |
|
18 ; Include to enable tracing |
|
19 ; GBLL CFG_DebugBootRom |
|
20 |
|
21 ; Include to initialise debug port in bootstrap without enabling bootstrap |
|
22 ; trace. Useful for __EARLY_DEBUG__ mode. |
|
23 ; GBLL CFG_InitDebugPort |
|
24 |
|
25 ; Include one of these to select the CPU |
|
26 GBLL CFG_CPU_ARM11MP |
|
27 |
|
28 ; Include the following line if this is a bootloader bootstrap |
|
29 ; GBLL CFG_BootLoader |
|
30 |
|
31 ; If you want to supply a custom set of initial vectors (including reset vector) include the following line |
|
32 ; GBLL CFG_CustomVectors |
|
33 ; |
|
34 ; and provide a custom_vectors.inc file |
|
35 |
|
36 ; Variant Number |
|
37 INIT_NUMERIC_CONSTANT CFG_HWVD, 0x09080001 |
|
38 |
|
39 ; Include the following line if default memory mapping should use shared memory. |
|
40 ; Should be defined on multicore (SMP) devices. |
|
41 GBLL CFG_USE_SHARED_MEMORY |
|
42 |
|
43 ; On ARM architecture 6 processors, include the following line to override the threshold |
|
44 ; on total physical RAM size at which the multiple memory model switches into large address space mode |
|
45 ; i.e. size>threshold -> 2Gb per process, size<=threshold -> 1Gb per process |
|
46 ; Defaults to 32Mb. |
|
47 ; INIT_NUMERIC_CONSTANT CFG_ARMV6_LARGE_CONFIG_THRESHOLD, <value> |
|
48 |
|
49 ; For the direct memory model only, include the following line if you wish the exception vectors at the |
|
50 ; start of the bootstrap to be used at all times. This is only relevant if an MMU is present - this option |
|
51 ; is mandatory if not. |
|
52 ; GBLL CFG_UseBootstrapVectors |
|
53 ; |
|
54 ; If the above option is in use (including if no MMU is present) the following symbol should be defined |
|
55 ; to specify the offset from the bootstrap to the kernel image. |
|
56 INIT_NUMERIC_CONSTANT KernelCodeOffset, 0x4000 |
|
57 |
|
58 ; Include the following line if you wish to include the ROM autodetection code based on data bus |
|
59 ; capacitance and image repeats. |
|
60 ; GBLL CFG_AutoDetectROM |
|
61 |
|
62 ; Include the following line to minimise the initial kernel heap size |
|
63 ; On the direct memory model the size of the kernel data area (super page to end of kernel heap) |
|
64 ; is rounded up to the next 1Mb if this is not included, 4K if it is. |
|
65 ; On the moving and multiple models, the size of the initial kernel heap area is rounded up to |
|
66 ; the next 64K if this is not included, 4K if it is. |
|
67 ; GBLL CFG_MinimiseKernelHeap |
|
68 |
|
69 ; On the moving or multiple memory models, include either or both of the following lines to |
|
70 ; specify the size of the initial kernel heap |
|
71 ; INIT_NUMERIC_CONSTANT CFG_KernelHeapMultiplier, <multiplier> |
|
72 ; INIT_NUMERIC_CONSTANT CFG_KernelHeapBaseSize, <base> |
|
73 ; |
|
74 ; The initial kernel heap size is MAX( <base> + <multiplier> * N / 16, value specified in ROMBUILD ) |
|
75 ; where N is the total physical RAM size in pages. |
|
76 ; <base> defaults to 24K and <multiplier> defaults to 9*16 (ie 9 bytes per page). |
|
77 |
|
78 ; Uncomment if using ARM1136 processor and ARM1136 Erratum 353494 |
|
79 ; "Rare conditions can cause corruption of the Instruction Cache" |
|
80 ; is fixed on this hardware. |
|
81 ; |
|
82 ; NOTE: The boot table should use this macro to determine whether RONO or RORO permissions |
|
83 ; are used for the exception vectors. If the erratum is not fixed, RORO must be used. |
|
84 ; |
|
85 ; GBLL CFG_CPU_ARM1136_ERRATUM_353494_FIXED |
|
86 |
|
87 ; Uncomment if using ARM1136 processor and ARM1136 Erratum 364296 |
|
88 ; "Possible Cache Data Corruption with Hit-Under-Miss" |
|
89 ; is fixed on this hardware. |
|
90 ; |
|
91 ; GBLL CFG_CPU_ARM1136_ERRATUM_364296_FIXED |
|
92 |
|
93 ; Uncomment if using ARM1136 processor and ARM1136 Erratum 399234 |
|
94 ; "Write back data cache entry evicted by write through entry causes data corruption" |
|
95 ; is fixed on this hardware. |
|
96 ; Workaround |
|
97 ; The erratum may be avoided by marking all cacheable memory as one of write through or write back. |
|
98 ; This requires the memory attributes described in the translation tables to be modified by software |
|
99 ; appropriately, or the use of the remapping capability to remap write through regions to non cacheable. |
|
100 ; |
|
101 ; If this macro is enabled, it should be accompanied by: |
|
102 ; "#define __CPU_ARM1136_ERRATUM_399234_FIXED" in variant.mmh |
|
103 ; GBLL CFG_CPU_ARM1136_ERRATUM_399234_FIXED |
|
104 |
|
105 |
|
106 ; Uncomment if: |
|
107 ; 1) using ARM1136 processor and ARM1136 Erratum 411920: "Invalidate Entire Instruction Cache |
|
108 ; operation might fail to invalidate some lines if coincident with linefill" |
|
109 ; is fixed on this hardware, or |
|
110 ; 2) using ARM1176 processor and ARM1176 Erratum 415045: "Invalidate Entire Instruction Cache |
|
111 ; operation might fail to invalidate some lines if coincident with linefill |
|
112 ; is fixed on this hardware. |
|
113 ; Workaround: |
|
114 ; 1) Disables the use of of prefetch range cache operations by setting RV bit in Auxiliary Ctrl Reg. |
|
115 ; 2) Replaces Invalidate ICache operation with the sequence defined in the errata document. |
|
116 ; If this macro is enabled, it should be accompanied by: |
|
117 ; "#define __CPU_ARM1136_ERRATUM_411920_FIXED" in variant.mmh |
|
118 ; |
|
119 ; GBLL CFG_CPU_ARM1136_ERRATUM_411920_FIXED |
|
120 |
|
121 |
|
122 ; Uncomment if using ARM1136 processor and ARM1136 Erratum 415662: "Invalidate Instruction Cache by |
|
123 ; Index might corrupt cache when used with background prefetch range" is fixed on this hardware. |
|
124 ; Workaround: |
|
125 ; Disables the use of of prefetch range cache operations by setting RV bit in Auxiliary Ctrl Reg. |
|
126 ; |
|
127 ; GBLL CFG_CPU_ARM1136_ERRATUM_415662_FIXED |
|
128 |
|
129 |
|
130 ; Uncomment if this variant config needs to support the Shadow Memory Regions |
|
131 ; (SMR) feature in the kernel. Basically allows media based images to be copied |
|
132 ; into memory which is later reserved by the Kernel RAM Allocator. |
|
133 ; One user of the SMR feature is the HCR component when used with media based |
|
134 ; setting repository. Thus variant configs that support the new MHA HCR |
|
135 ; component and expect media based settings must define this macro e.g. NAND |
|
136 ; Core Image ROM, but not BootLoader ROM etc. |
|
137 ; |
|
138 ; GBLL CFG_ENABLE_SMR_SUPPORT |
|
139 |
|
140 INIT_NUMERIC_CONSTANT KTTBRExtraBits, 0x02 |
|
141 |
|
142 |
|
143 ; These are deduced from the supplied configuration |
|
144 ; CFG_ARMV6 |
|
145 ; CFG_MMUPresent |
|
146 ; CFG_CachePresent |
|
147 ; CFG_WriteBufferPresent |
|
148 ; CFG_SplitCache |
|
149 ; CFG_SplitTLB |
|
150 ; CFG_AltDCachePresent |
|
151 ; CFG_WriteBackCache |
|
152 ; CFG_CacheWriteAllocate |
|
153 ; CFG_CachePhysicalTag |
|
154 ; CFG_CacheFlushByDataRead |
|
155 ; CFG_CacheFlushByWaySetIndex |
|
156 ; CFG_CacheFlushByLineAlloc |
|
157 ; CFG_CachePolicyInPTE |
|
158 ; CFG_TEX |
|
159 ; CFG_SingleEntryDCacheFlush |
|
160 ; CFG_SingleEntryICacheFlush |
|
161 ; CFG_SingleEntryITLBFlush |
|
162 ; CFG_SingleEntryTLBFlush |
|
163 ; CFG_CacheTypeReg |
|
164 ; CFG_BTBPresent |
|
165 ; CFG_CARPresent |
|
166 ; CFG_PrefetchBuffer |
|
167 ; CFG_FCSE_Present |
|
168 ; CFG_ASID_Present |
|
169 ; CFG_IncludeRAMAllocator |
|
170 |
|
171 END |