|
1 /* |
|
2 * Copyright (c) 2009 Nokia Corporation and/or its subsidiary(-ies). |
|
3 * All rights reserved. |
|
4 * This component and the accompanying materials are made available |
|
5 * under the terms of "Eclipse Public License v1.0" |
|
6 * which accompanies this distribution, and is available |
|
7 * at the URL "http://www.eclipse.org/legal/epl-v10.html". |
|
8 * |
|
9 * Initial Contributors: |
|
10 * Nokia Corporation - initial contribution. |
|
11 * |
|
12 * Contributors: |
|
13 * |
|
14 * Description: |
|
15 * |
|
16 */ |
|
17 |
|
18 // |
|
19 // TO DO: (mandatory) |
|
20 // |
|
21 // Add here a definition for your CPU (list in CONFIG.INC) |
|
22 // |
|
23 macro __CPU_ARM11MP__ |
|
24 // |
|
25 // TO DO: (mandatory) |
|
26 // |
|
27 // Add here a definition for your Memory Model |
|
28 // |
|
29 #define MM_DIRECT |
|
30 #ifdef STANDALONE_NANOKERNEL |
|
31 macro __MEMMODEL_DIRECT__ |
|
32 #endif |
|
33 // |
|
34 // TO DO: (mandatory) |
|
35 // |
|
36 // Macro which generates the names for the binaries for this platform |
|
37 // |
|
38 #ifndef VariantTarget |
|
39 #define VariantTarget(name,ext) _sne1_tb_##name##.##ext |
|
40 #endif |
|
41 |
|
42 #ifndef VariantMediaDefIncludePath |
|
43 #define VariantMediaDefIncludePath SYMBIAN_OS_LAYER_PLATFORM_EXPORT_PATH(ne1_tb) |
|
44 #endif |
|
45 |
|
46 // Used in MMP files for include paths e.g. to hcrconfig.h header and others |
|
47 #ifndef VariantIncludePath |
|
48 #define VariantIncludePath SYMBIAN_BASE_SYSTEMINCLUDE(ne1_tb) |
|
49 #endif |
|
50 |
|
51 #ifndef AsspIncludePath |
|
52 #define AsspIncludePath SYMBIAN_ASSP_SYSTEMINCLUDE(naviengine) |
|
53 #endif |
|
54 |
|
55 //Include debug support |
|
56 macro __DEBUGGER_SUPPORT__ |
|
57 |
|
58 // |
|
59 // TO DO: |
|
60 // |
|
61 // If euser is built from the variant, uncomment the following line to build it |
|
62 // as ARM rather than Thumb |
|
63 // |
|
64 //#define __BUILD_VARIANT_EUSER_AS_ARM__ |
|
65 // |
|
66 // TO DO: (optional) |
|
67 // |
|
68 // To replace some of the generic utility functions with variant specific |
|
69 // versions (eg to replace memcpy with a version optimised for the hardware), |
|
70 // uncomment the two lines below and edit the files in the replacementUtils |
|
71 // directory. |
|
72 // |
|
73 //#define REPLACE_GENERIC_UTILS |
|
74 //#define VariantReplacementUtilsPath ne1_tb/replacement_utils |
|
75 // |
|
76 // TO DO: (optional) |
|
77 // |
|
78 // Enable BTrace support in release versions of the kernel by adding |
|
79 // the following BTRACE macro declarations |
|
80 // |
|
81 macro BTRACE_KERNEL_ALL |
|
82 // |
|
83 // TO DO: |
|
84 // |
|
85 // Uncomment the following line if using the r1p0 release or later of the ARM1136 processor. |
|
86 // |
|
87 //#define __CPU_ARM1136_IS_R1__ |
|
88 // |
|
89 |
|
90 // Include the following line if default memory mapping should use shared memory. |
|
91 // Should be on for multicore (SMP) devices. |
|
92 |
|
93 macro __CPU_USE_SHARED_MEMORY |
|
94 |
|
95 |
|
96 // TO DO: |
|
97 // |
|
98 // Uncomment the next line if using the ARM1136 processor and ARM1136 Erratum 406973 |
|
99 // "CLREX instruction might be ignored during data cache line fill" |
|
100 // is fixed on this hardware. |
|
101 // |
|
102 //#define __CPU_ARM1136_ERRATUM_406973_FIXED |
|
103 |
|
104 // Uncomment next line if using the ARM1136 processor and ARM1136 Erratum 408022 |
|
105 // "Cancelled write to CONTEXTID register might update ASID" |
|
106 // is fixed on this hardware. |
|
107 // |
|
108 //#define __CPU_ARM1136_ERRATUM_408022_FIXED |
|
109 |
|
110 |
|
111 // Uncomment if: |
|
112 // 1) using ARM1136 processor and ARM1136 Erratum 411920: "Invalidate Entire Instruction Cache |
|
113 // operation might fail to invalidate some lines if coincident with linefill" |
|
114 // is fixed on this hardware, or |
|
115 // 2) using ARM1176 processor and ARM1176 Erratum 415045: "Invalidate Entire Instruction Cache |
|
116 // operation might fail to invalidate some lines if coincident with linefill |
|
117 // is fixed on this hardware. |
|
118 // Workaround: |
|
119 // 1) Disables the use of of prefetch range cache operations by setting RV bit in Auxiliary Ctrl Reg. |
|
120 // 2) Replaces Invalidate ICache operation with the sequence defined in the errata document. |
|
121 // If this macro is enabled, it should be accompanied by: |
|
122 // "GBLL CFG_CPU_ARM1136_ERRATUM_411920_FIXED" in variant.mmh |
|
123 // |
|
124 // #define __CPU_ARM1136_ERRATUM_411920_FIXED |
|
125 |
|
126 macro FAULTY_NONSHARED_DEVICE_MEMORY |
|
127 |
|
128 // SMP Timestamp uses inline code from BSP |
|
129 macro __NKERN_TIMESTAMP_USE_INLINE_BSP_CODE__ |
|
130 #define AsspNKernIncludePath SYMBIAN_OS_LAYER_PLATFORM_EXPORT_PATH(assp/naviengine/nkern) |
|
131 |
|
132 // FIQ can not be disabled on naviengine, tell kernel to ignore it... |
|
133 macro __FIQ_IS_UNCONTROLLED__ |
|
134 |
|
135 macro MONITOR_THREAD_CPU_TIME |
|
136 |
|
137 #if defined(__USING_USING_ASSP_REGISTER_API__) || defined(__USING_INTERRUPT_API__) || defined(__USING_ASSP_REGISTER_API__) |
|
138 library VariantTarget(kanaviengine,lib) |
|
139 #endif |
|
140 |
|
141 // Include GPIO STATIC EXTENSION |
|
142 macro __USE_GPIO_STATIC_EXTENSION__ |
|
143 |