0
|
1 |
/*
|
|
2 |
* public_infoele.h
|
|
3 |
*
|
|
4 |
* Copyright(c) 1998 - 2010 Texas Instruments. All rights reserved.
|
|
5 |
* All rights reserved.
|
|
6 |
*
|
|
7 |
* This program and the accompanying materials are made available under the
|
|
8 |
* terms of the Eclipse Public License v1.0 or BSD License which accompanies
|
|
9 |
* this distribution. The Eclipse Public License is available at
|
|
10 |
* http://www.eclipse.org/legal/epl-v10.html and the BSD License is as below.
|
|
11 |
*
|
|
12 |
* Redistribution and use in source and binary forms, with or without
|
|
13 |
* modification, are permitted provided that the following conditions
|
|
14 |
* are met:
|
|
15 |
*
|
|
16 |
* * Redistributions of source code must retain the above copyright
|
|
17 |
* notice, this list of conditions and the following disclaimer.
|
|
18 |
* * Redistributions in binary form must reproduce the above copyright
|
|
19 |
* notice, this list of conditions and the following disclaimer in
|
|
20 |
* the documentation and/or other materials provided with the
|
|
21 |
* distribution.
|
|
22 |
* * Neither the name Texas Instruments nor the names of its
|
|
23 |
* contributors may be used to endorse or promote products derived
|
|
24 |
* from this software without specific prior written permission.
|
|
25 |
*
|
|
26 |
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
27 |
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
28 |
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
29 |
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
30 |
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
31 |
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
32 |
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
33 |
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
34 |
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
35 |
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
36 |
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
37 |
*/
|
|
38 |
|
|
39 |
/**********************************************************************************************************************
|
|
40 |
|
|
41 |
FILENAME: public_infoele.h
|
|
42 |
|
|
43 |
DESCRIPTION: Contains information element defines/structures used by the FW and host.
|
|
44 |
|
|
45 |
|
|
46 |
|
|
47 |
***********************************************************************************************************************/
|
|
48 |
#ifndef PUBLIC_INFOELE_H
|
|
49 |
#define PUBLIC_INFOELE_H
|
|
50 |
|
|
51 |
|
|
52 |
#include "public_types.h"
|
|
53 |
#include "public_commands.h"
|
|
54 |
#include "public_radio.h"
|
|
55 |
|
|
56 |
typedef enum
|
|
57 |
{
|
|
58 |
ACX_WAKE_UP_CONDITIONS = 0x0002,
|
|
59 |
ACX_MEM_CFG = 0x0003,
|
|
60 |
ACX_SLOT = 0x0004,
|
|
61 |
|
|
62 |
ACX_AC_CFG = 0x0007,
|
|
63 |
ACX_MEM_MAP = 0x0008,
|
|
64 |
ACX_AID = 0x000A,
|
|
65 |
|
|
66 |
ACX_MEDIUM_USAGE = 0x000F,
|
|
67 |
ACX_RX_CFG = 0x0010,
|
|
68 |
ACX_TX_QUEUE_CFG = 0x0011,
|
|
69 |
ACX_STATISTICS = 0x0013, /* Debug API*/
|
|
70 |
ACX_PWR_CONSUMPTION_STATISTICS =0x0014,
|
|
71 |
ACX_FEATURE_CFG = 0x0015,
|
|
72 |
ACX_TID_CFG = 0x001A,
|
|
73 |
ACX_PS_RX_STREAMING = 0x001B,
|
|
74 |
ACX_BEACON_FILTER_OPT = 0x001F,
|
|
75 |
ACX_NOISE_HIST = 0x0021,
|
|
76 |
ACX_HDK_VERSION = 0x0022, /* ???*/
|
|
77 |
ACX_PD_THRESHOLD = 0x0023,
|
|
78 |
ACX_TX_CONFIG_OPT = 0x0024,
|
|
79 |
ACX_CCA_THRESHOLD = 0x0025,
|
|
80 |
ACX_EVENT_MBOX_MASK = 0x0026,
|
|
81 |
ACX_CONN_MONIT_PARAMS = 0x002D,
|
|
82 |
ACX_CONS_TX_FAILURE = 0x002F,
|
|
83 |
ACX_BCN_DTIM_OPTIONS = 0x0031,
|
|
84 |
ACX_SG_ENABLE = 0x0032,
|
|
85 |
ACX_SG_CFG = 0x0033,
|
|
86 |
ACX_FM_COEX_CFG = 0x0034,
|
|
87 |
|
|
88 |
ACX_BEACON_FILTER_TABLE = 0x0038,
|
|
89 |
ACX_ARP_IP_FILTER = 0x0039,
|
|
90 |
ACX_ROAMING_STATISTICS_TBL = 0x003B,
|
|
91 |
ACX_RATE_POLICY = 0x003D,
|
|
92 |
ACX_CTS_PROTECTION = 0x003E,
|
|
93 |
ACX_SLEEP_AUTH = 0x003F,
|
|
94 |
ACX_PREAMBLE_TYPE = 0x0040,
|
|
95 |
ACX_ERROR_CNT = 0x0041,
|
|
96 |
ACX_IBSS_FILTER = 0x0044,
|
|
97 |
ACX_SERVICE_PERIOD_TIMEOUT = 0x0045,
|
|
98 |
ACX_TSF_INFO = 0x0046,
|
|
99 |
ACX_CONFIG_PS_WMM = 0x0049,
|
|
100 |
ACX_ENABLE_RX_DATA_FILTER = 0x004A,
|
|
101 |
ACX_SET_RX_DATA_FILTER = 0x004B,
|
|
102 |
ACX_GET_DATA_FILTER_STATISTICS = 0x004C,
|
|
103 |
ACX_RX_CONFIG_OPT = 0x004E,
|
|
104 |
ACX_FRAG_CFG = 0x004F,
|
|
105 |
ACX_BET_ENABLE = 0x0050,
|
|
106 |
|
|
107 |
#ifdef RADIO_SCOPE /* RADIO MODULE SECTION START */
|
|
108 |
|
|
109 |
ACX_RADIO_MODULE_START = 0x0500,
|
|
110 |
ACX_RS_ENABLE = ACX_RADIO_MODULE_START,
|
|
111 |
ACX_RS_RX = 0x0501,
|
|
112 |
|
|
113 |
/* Add here ... */
|
|
114 |
|
|
115 |
ACX_RADIO_MODULE_END = 0x0600,
|
|
116 |
|
|
117 |
#endif /* RADIO MODULE SECTION END */
|
|
118 |
|
|
119 |
ACX_RSSI_SNR_TRIGGER = 0x0051,
|
|
120 |
ACX_RSSI_SNR_WEIGHTS = 0x0052,
|
|
121 |
ACX_KEEP_ALIVE_MODE = 0x0053,
|
|
122 |
ACX_SET_KEEP_ALIVE_CONFIG = 0x0054,
|
|
123 |
ACX_BA_SESSION_RESPONDER_POLICY = 0x0055,
|
|
124 |
ACX_BA_SESSION_INITIATOR_POLICY = 0x0056,
|
|
125 |
ACX_PEER_HT_CAP = 0x0057,
|
|
126 |
ACX_HT_BSS_OPERATION = 0x0058,
|
|
127 |
ACX_COEX_ACTIVITY = 0x0059,
|
|
128 |
ACX_SET_SMART_REFLEX_DEBUG = 0x005A,
|
|
129 |
ACX_SET_SMART_REFLEX_STATE = 0x005B,
|
|
130 |
ACX_SET_SMART_REFLEX_PARAMS = 0x005F,
|
|
131 |
ACX_BURST_MODE = 0x005C,
|
|
132 |
|
|
133 |
ACX_SET_RATE_MAMAGEMENT_PARAMS = 0x005D,
|
|
134 |
ACX_GET_RATE_MAMAGEMENT_PARAMS = 0x005E,
|
|
135 |
|
|
136 |
ACX_SET_RATE_ADAPT_PARAMS = 0x0060,
|
|
137 |
ACX_SET_DCO_ITRIM_PARAMS = 0x0061,
|
|
138 |
|
|
139 |
|
|
140 |
DOT11_RX_MSDU_LIFE_TIME = 0x1004,
|
|
141 |
DOT11_CUR_TX_PWR = 0x100D,
|
|
142 |
DOT11_RX_DOT11_MODE = 0x1012,
|
|
143 |
DOT11_RTS_THRESHOLD = 0x1013,
|
|
144 |
DOT11_GROUP_ADDRESS_TBL = 0x1014,
|
|
145 |
ACX_SET_RADIO_PARAMS = 0x1015,
|
|
146 |
ACX_PM_CONFIG = 0x1016,
|
|
147 |
|
|
148 |
MAX_DOT11_IE = ACX_PM_CONFIG,
|
|
149 |
|
|
150 |
MAX_IE = 0xFFFF /*force enumeration to 16bits*/
|
|
151 |
} InfoElement_enum;
|
|
152 |
|
|
153 |
|
|
154 |
#ifdef HOST_COMPILE
|
|
155 |
typedef uint16 InfoElement_e;
|
|
156 |
#else
|
|
157 |
typedef InfoElement_enum InfoElement_e;
|
|
158 |
#endif
|
|
159 |
|
|
160 |
|
|
161 |
typedef struct
|
|
162 |
{
|
|
163 |
InfoElement_e id;
|
|
164 |
uint16 length;
|
|
165 |
uint32 dataLoc; /*use this to point to for following variable-length data*/
|
|
166 |
} InfoElement_t;
|
|
167 |
|
|
168 |
|
|
169 |
typedef struct
|
|
170 |
{
|
|
171 |
uint16 id;
|
|
172 |
uint16 len;
|
|
173 |
} EleHdrStruct;
|
|
174 |
|
|
175 |
#define MAX_NUM_AID 4 /* max number of STAs in IBSS */
|
|
176 |
|
|
177 |
|
|
178 |
#ifdef HOST_COMPILE
|
|
179 |
#define INFO_ELE_HDR EleHdrStruct EleHdr;
|
|
180 |
#else
|
|
181 |
#define INFO_ELE_HDR
|
|
182 |
#endif
|
|
183 |
|
|
184 |
/******************************************************************************
|
|
185 |
|
|
186 |
Name: ACX_WAKE_UP_CONDITIONS
|
|
187 |
Type: Configuration
|
|
188 |
Access: Write Only
|
|
189 |
Length: 2
|
|
190 |
|
|
191 |
******************************************************************************/
|
|
192 |
typedef enum
|
|
193 |
{
|
|
194 |
WAKE_UP_EVENT_BEACON_BITMAP = 0x01, /* Wake on every Beacon*/
|
|
195 |
WAKE_UP_EVENT_DTIM_BITMAP = 0x02, /* Wake on every DTIM*/
|
|
196 |
WAKE_UP_EVENT_N_DTIM_BITMAP = 0x04, /* Wake on every Nth DTIM (Listen interval)*/
|
|
197 |
WAKE_UP_EVENT_N_BEACONS_BITMAP = 0x08, /* Wake on every Nth Beacon (Nx Beacon)*/
|
|
198 |
WAKE_UP_EVENT_BITS_MASK = 0x0F
|
|
199 |
} WakeUpEventBitMask_e;
|
|
200 |
|
|
201 |
typedef struct
|
|
202 |
{
|
|
203 |
INFO_ELE_HDR
|
|
204 |
uint8 wakeUpConditionBitmap; /* The host can set one bit only. */
|
|
205 |
/* WakeUpEventBitMask_e describes the Possible */
|
|
206 |
/* Wakeup configuration bits*/
|
|
207 |
|
|
208 |
uint8 listenInterval; /* 0 for Beacon and Dtim, */
|
|
209 |
/* xDtims (1-10) for Listen Interval and */
|
|
210 |
/* xBeacons (1-255) for NxBeacon*/
|
|
211 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
212 |
}WakeUpCondition_t;
|
|
213 |
|
|
214 |
/******************************************************************************
|
|
215 |
|
|
216 |
Name: ACX_MEM_CFG
|
|
217 |
Type: Configuration
|
|
218 |
Access: Write Only
|
|
219 |
Length: 12
|
|
220 |
|
|
221 |
******************************************************************************/
|
|
222 |
|
|
223 |
typedef struct
|
|
224 |
{
|
|
225 |
INFO_ELE_HDR
|
|
226 |
uint8 rxMemblockNumber; /* specifies the number of memory buffers that */
|
|
227 |
/* is allocated to the Rx memory pool. The */
|
|
228 |
/* actual number allocated may be less than*/
|
|
229 |
/* this number if there are not enough memory */
|
|
230 |
/* blocks left over for the Minimum Number of */
|
|
231 |
/* Tx Blocks. Returns the actual number of RX */
|
|
232 |
/* buffers allocated in the memory map*/
|
|
233 |
|
|
234 |
uint8 txMinimumMemblockNumber; /* specifies the minimum number of blocks that */
|
|
235 |
/* must be allocated to the TX pool. Follows */
|
|
236 |
/* this limit even if the Number of Rx Memory */
|
|
237 |
/* Blocks parameter is ignored.*/
|
|
238 |
|
|
239 |
uint8 numStations; /* The number of STAs supported in IBSS mode. */
|
|
240 |
/* The FW uses this field to allocate memory */
|
|
241 |
/* for STA context data such as security keys*/
|
|
242 |
|
|
243 |
uint8 numSsidProfiles; /* The number of SSID profiles used in IBSS mode */
|
|
244 |
/* Enables different profiles for different STAs */
|
|
245 |
|
|
246 |
uint32 totalTxDescriptors; /* Total TX Descriptors - in the past it was configured per AC */
|
|
247 |
} ACXConfigMemory_t;
|
|
248 |
|
|
249 |
|
|
250 |
/******************************************************************************
|
|
251 |
|
|
252 |
Name: ACX_SLOT
|
|
253 |
Type: Configuration
|
|
254 |
Access: Write Only
|
|
255 |
Length: 8
|
|
256 |
|
|
257 |
******************************************************************************/
|
|
258 |
|
|
259 |
typedef enum
|
|
260 |
{
|
|
261 |
SLOT_TIME_LONG = 0, /* the WiLink uses long (20 us) slots*/
|
|
262 |
SLOT_TIME_SHORT = 1, /* the WiLink uses short (9 us) slots*/
|
|
263 |
DEFAULT_SLOT_TIME = SLOT_TIME_SHORT,
|
|
264 |
MAX_SLOT_TIMES = 0xFF
|
|
265 |
} SlotTime_enum;
|
|
266 |
|
|
267 |
#ifdef HOST_COMPILE
|
|
268 |
typedef uint8 SlotTime_e;
|
|
269 |
#else
|
|
270 |
typedef SlotTime_enum SlotTime_e;
|
|
271 |
#endif
|
|
272 |
|
|
273 |
|
|
274 |
typedef struct
|
|
275 |
{
|
|
276 |
INFO_ELE_HDR
|
|
277 |
uint8 woneIndex; /* reserved*/
|
|
278 |
|
|
279 |
SlotTime_e slotTime; /* The slot size to be used. refer to SlotTime_enum. */
|
|
280 |
uint8 reserved[6];
|
|
281 |
} ACXSlot_t;
|
|
282 |
|
|
283 |
|
|
284 |
/******************************************************************************
|
|
285 |
|
|
286 |
Name: ACX_AC_CFG
|
|
287 |
Type: Configuration
|
|
288 |
Access: Write Only
|
|
289 |
Length: 8
|
|
290 |
|
|
291 |
******************************************************************************/
|
|
292 |
typedef enum
|
|
293 |
{
|
|
294 |
AC_BE = 0, /* Best Effort/Legacy*/
|
|
295 |
AC_BK = 1, /* Background*/
|
|
296 |
AC_VI = 2, /* Video*/
|
|
297 |
AC_VO = 3, /* Voice*/
|
|
298 |
/* AC_BCAST = 4, */ /* Broadcast dummy access category */
|
|
299 |
AC_CTS2SELF = 4, /* CTS2Self fictitious AC, */
|
|
300 |
/* uses #4 to follow AC_VO, as */
|
|
301 |
/* AC_BCAST does not seem to be in use. */
|
|
302 |
AC_ANY_TID = 0x1F,
|
|
303 |
AC_INVALID = 0xFF, /* used for gTxACconstraint */
|
|
304 |
NUM_ACCESS_CATEGORIES = 4
|
|
305 |
} AccessCategory_enum;
|
|
306 |
|
|
307 |
typedef enum
|
|
308 |
{
|
|
309 |
TID0 = 0, /* Best Effort/Legacy*/
|
|
310 |
TID1 = 1, /* Best Effort/Legacy*/
|
|
311 |
TID2 = 2, /* Background*/
|
|
312 |
TID3 = 3, /* Video*/
|
|
313 |
TID4 = 4, /* Voice*/
|
|
314 |
TID5 = 5, /* Broadcast dummy access category*/
|
|
315 |
TID6 = 6,
|
|
316 |
TID7 = 7, /* managment */
|
|
317 |
NUM_TRAFFIC_CATEGORIES = 8
|
|
318 |
} TrafficCategory_enum;
|
|
319 |
|
|
320 |
|
|
321 |
#define AC_REQUEST 0xfe /* Special access category type for */
|
|
322 |
/* requests*/
|
|
323 |
|
|
324 |
|
|
325 |
/* following are defult values for the IE fields*/
|
|
326 |
#define CWMIN_BK 15
|
|
327 |
#define CWMIN_BE 15
|
|
328 |
#define CWMIN_VI 7
|
|
329 |
#define CWMIN_VO 3
|
|
330 |
#define CWMAX_BK 1023
|
|
331 |
#define CWMAX_BE 63
|
|
332 |
#define CWMAX_VI 15
|
|
333 |
#define CWMAX_VO 7
|
|
334 |
#define AIFS_PIFS 1 /* slot number setting to start transmission at PIFS interval */
|
|
335 |
#define AIFS_DIFS 2 /* slot number setting to start transmission at DIFS interval - */
|
|
336 |
/* normal DCF access */
|
|
337 |
|
|
338 |
#define AIFS_MIN AIFS_PIFS
|
|
339 |
|
|
340 |
#define AIFSN_BK 7
|
|
341 |
#define AIFSN_BE 3
|
|
342 |
#define AIFSN_VI AIFS_PIFS
|
|
343 |
#define AIFSN_VO AIFS_PIFS
|
|
344 |
#define TXOP_BK 0
|
|
345 |
#define TXOP_BE 0
|
|
346 |
#define TXOP_VI 3008
|
|
347 |
#define TXOP_VO 1504
|
|
348 |
#define DEFAULT_AC_SHORT_RETRY_LIMIT 7
|
|
349 |
#define DEFAULT_AC_LONG_RETRY_LIMIT 4
|
|
350 |
|
|
351 |
/* rxTimeout values */
|
|
352 |
#define NO_RX_TIMEOUT 0
|
|
353 |
|
|
354 |
typedef struct
|
|
355 |
{
|
|
356 |
INFO_ELE_HDR
|
|
357 |
uint8 ac; /* Access Category - The TX queue's access category */
|
|
358 |
/* (refer to AccessCategory_enum)*/
|
|
359 |
uint8 cwMin; /* The contention window minimum size (in slots) for */
|
|
360 |
/* the access class.*/
|
|
361 |
uint16 cwMax; /* The contention window maximum size (in slots) for */
|
|
362 |
/* the access class.*/
|
|
363 |
uint8 aifsn; /* The AIF value (in slots) for the access class.*/
|
|
364 |
uint8 reserved;
|
|
365 |
uint16 txopLimit; /* The TX Op Limit (in microseconds) for the access class.*/
|
|
366 |
} ACXAcCfg_t;
|
|
367 |
|
|
368 |
|
|
369 |
/******************************************************************************
|
|
370 |
|
|
371 |
Name: ACX_MEM_MAP
|
|
372 |
Type: Configuration
|
|
373 |
Access: Read Only
|
|
374 |
Length: 72
|
|
375 |
Note: Except for the numTxMemBlks, numRxMemBlks fields, this is
|
|
376 |
used in MASTER mode only!!!
|
|
377 |
|
|
378 |
******************************************************************************/
|
|
379 |
#define MEM_MAP_NUM_FIELDS 24
|
|
380 |
|
|
381 |
typedef struct
|
|
382 |
{
|
|
383 |
uint32 *controlBlock; /* array of two 32-bit entries in the following order:
|
|
384 |
1. Tx-Result entries counter written by the FW
|
|
385 |
2. Tx-Result entries counter read by the host */
|
|
386 |
void *txResultQueueStart; /* points t first descriptor in TRQ */
|
|
387 |
} TxResultPointers_t;
|
|
388 |
|
|
389 |
|
|
390 |
typedef struct
|
|
391 |
{
|
|
392 |
INFO_ELE_HDR
|
|
393 |
void *codeStart;
|
|
394 |
void *codeEnd;
|
|
395 |
void *wepDefaultKeyStart;
|
|
396 |
void *wepDefaultKeyEnd;
|
|
397 |
void *staTableStart;
|
|
398 |
void *staTableEnd;
|
|
399 |
void *packetTemplateStart;
|
|
400 |
void *packetTemplateEnd;
|
|
401 |
TxResultPointers_t trqBlock;
|
|
402 |
|
|
403 |
void *queueMemoryStart;
|
|
404 |
void *queueMemoryEnd;
|
|
405 |
void *packetMemoryPoolStart;
|
|
406 |
void *packetMemoryPoolEnd;
|
|
407 |
void *debugBuffer1Start;
|
|
408 |
void *debugBuffer1End;
|
|
409 |
void *debugBuffer2Start;
|
|
410 |
void *debugBuffer2End;
|
|
411 |
|
|
412 |
uint32 numTxMemBlks; /* Number of blocks that FW allocated for TX packets.*/
|
|
413 |
uint32 numRxMemBlks; /* Number of blocks that FW allocated for RX packets. */
|
|
414 |
|
|
415 |
/* the following 4 fields are valid in SLAVE mode only */
|
|
416 |
uint8 *txCBufPtr;
|
|
417 |
uint8 *rxCBufPtr;
|
|
418 |
void *rxControlPtr;
|
|
419 |
void *txControlPtr;
|
|
420 |
|
|
421 |
} MemoryMap_t;
|
|
422 |
|
|
423 |
|
|
424 |
/******************************************************************************
|
|
425 |
|
|
426 |
Name: ACX_AID
|
|
427 |
Type: Configuration
|
|
428 |
Access: Write Only
|
|
429 |
Length: 2
|
|
430 |
|
|
431 |
******************************************************************************/
|
|
432 |
|
|
433 |
typedef struct
|
|
434 |
{
|
|
435 |
INFO_ELE_HDR
|
|
436 |
uint16 Aid; /* The Association ID to the WiLink. The WiLink uses this */
|
|
437 |
/* field to determine when the STA's AID bit is set in a */
|
|
438 |
/* received beacon and when a PS Poll frame should be */
|
|
439 |
/* transmitted to the AP. The host configures this information */
|
|
440 |
/* element after it has associated with an AP. This information */
|
|
441 |
/* element does not need to be set in Ad Hoc mode.*/
|
|
442 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
443 |
} ACXAid_t;
|
|
444 |
|
|
445 |
|
|
446 |
/******************************************************************************
|
|
447 |
|
|
448 |
Name: ACX_ERROR_CNT
|
|
449 |
Type: Operation
|
|
450 |
Access: Read Only
|
|
451 |
Length: 12
|
|
452 |
|
|
453 |
******************************************************************************/
|
|
454 |
typedef struct
|
|
455 |
{
|
|
456 |
INFO_ELE_HDR
|
|
457 |
uint32 PLCPErrorCount; /* The number of PLCP errors since the last time this */
|
|
458 |
/* information element was interrogated. This field is */
|
|
459 |
/* automatically cleared when it is interrogated.*/
|
|
460 |
|
|
461 |
uint32 FCSErrorCount; /* The number of FCS errors since the last time this */
|
|
462 |
/* information element was interrogated. This field is */
|
|
463 |
/* automatically cleared when it is interrogated.*/
|
|
464 |
|
|
465 |
uint32 validFrameCount; /* The number of MPDUÂ’s without PLCP header errors received*/
|
|
466 |
/* since the last time this information element was interrogated. */
|
|
467 |
/* This field is automatically cleared when it is interrogated.*/
|
|
468 |
|
|
469 |
uint32 seqNumMissCount; /* the number of missed sequence numbers in the squentially */
|
|
470 |
/* values of frames seq numbers */
|
|
471 |
|
|
472 |
} ACXErrorCounters_t;
|
|
473 |
|
|
474 |
/******************************************************************************
|
|
475 |
|
|
476 |
Name: ACX_MEDIUM_USAGE
|
|
477 |
Type: Configuration
|
|
478 |
Access: Read Only
|
|
479 |
Length: 8
|
|
480 |
|
|
481 |
******************************************************************************/
|
|
482 |
|
|
483 |
typedef struct
|
|
484 |
{
|
|
485 |
INFO_ELE_HDR
|
|
486 |
uint32 mediumUsage; /* report to the host the value of medium usage registers*/
|
|
487 |
uint32 period; /* report to the host the value of medium period registers*/
|
|
488 |
} ACXMediumUsage_t;
|
|
489 |
|
|
490 |
/******************************************************************************
|
|
491 |
|
|
492 |
Name: ACX_RX_CFG
|
|
493 |
Type: Filtering Configuration
|
|
494 |
Access: Write Only
|
|
495 |
Length: 8
|
|
496 |
|
|
497 |
******************************************************************************/
|
|
498 |
/*
|
|
499 |
* Rx configuration (filter) information element
|
|
500 |
* ---------------------------------------------
|
|
501 |
*/
|
|
502 |
/*
|
|
503 |
RX ConfigOptions Table
|
|
504 |
Bit Definition
|
|
505 |
=== ==========
|
|
506 |
31:14 Reserved
|
|
507 |
13 Copy RX Status - when set, write three receive status words to top of
|
|
508 |
rx'd MPDU.
|
|
509 |
When clear, do not write three status words (added rev 1.5)
|
|
510 |
12 Reserved
|
|
511 |
11 RX Complete upon FCS error - when set, give rx complete interrupt for
|
|
512 |
FCS errors, after the rx filtering, e.g. unicast frames not to us with
|
|
513 |
FCS error will not generate an interrupt
|
|
514 |
10 SSID Filter Enable - When set, the WiLink discards all beacon,
|
|
515 |
probe request, and probe response frames with an SSID that does not
|
|
516 |
match the SSID specified by the host in the START/JOIN command.
|
|
517 |
When clear, the WiLink receives frames with any SSID.
|
|
518 |
9 Broadcast Filter Enable - When set, the WiLink discards all broadcast
|
|
519 |
frames. When clear, the WiLink receives all received broadcast frames.
|
|
520 |
8:6 Reserved
|
|
521 |
5 BSSID Filter Enable - When set, the WiLink discards any frames with a
|
|
522 |
BSSID that does not match the BSSID specified by the host.
|
|
523 |
When clear, the WiLink receives frames from any BSSID.
|
|
524 |
4 MAC Addr Filter - When set, the WiLink discards any frames with a
|
|
525 |
destination address that does not match the MAC address of the adaptor.
|
|
526 |
When clear, the WiLink receives frames destined to any MAC address.
|
|
527 |
3 Promiscuous - When set, the WiLink receives all valid frames
|
|
528 |
(i.e., all frames that pass the FCS check).
|
|
529 |
When clear, only frames that pass the other filters specified are received.
|
|
530 |
2 FCS - When set, the WiLink includes the FCS with the received frame.
|
|
531 |
When clear, the FCS is discarded.
|
|
532 |
1 PLCP header - When set, write all data from baseband to frame buffer
|
|
533 |
including PHY header.
|
|
534 |
0 Reserved - Always equal to 0.
|
|
535 |
|
|
536 |
RX FilterOptions Table
|
|
537 |
Bit Definition
|
|
538 |
=== ==========
|
|
539 |
31:12 Reserved - Always equal to 0.
|
|
540 |
11 Association - When set, the WiLink receives all association related frames
|
|
541 |
(association request/response, reassocation request/response, and
|
|
542 |
disassociation). When clear, these frames are discarded.
|
|
543 |
10 Auth/De auth - When set, the WiLink receives all authentication and
|
|
544 |
de-authentication frames. When clear, these frames are discarded.
|
|
545 |
9 Beacon - When set, the WiLink receives all beacon frames. When clear,
|
|
546 |
these frames are discarded.
|
|
547 |
8 Contention Free - When set, the WiLink receives all contention free frames.
|
|
548 |
When clear, these frames are discarded.
|
|
549 |
7 Control - When set, the WiLink receives all control frames.
|
|
550 |
When clear, these frames are discarded.
|
|
551 |
6 Data - When set, the WiLink receives all data frames.
|
|
552 |
When clear, these frames are discarded.
|
|
553 |
5 FCS Error - When set, the WiLink receives frames that have FCS errors.
|
|
554 |
When clear, these frames are discarded.
|
|
555 |
4 Management - When set, the WiLink receives all management frames.
|
|
556 |
When clear, these frames are discarded.
|
|
557 |
3 Probe Request - When set, the WiLink receives all probe request frames.
|
|
558 |
When clear, these frames are discarded.
|
|
559 |
2 Probe Response - When set, the WiLink receives all probe response frames.
|
|
560 |
When clear, these frames are discarded.
|
|
561 |
1 RTS/CTS/ACK - When set, the WiLink receives all RTS, CTS and ACK frames.
|
|
562 |
When clear, these frames are discarded.
|
|
563 |
0 Rsvd Type/Sub Type - When set, the WiLink receives all frames that
|
|
564 |
have reserved frame types and sub types as defined by the 802.11
|
|
565 |
specification.
|
|
566 |
When clear, these frames are discarded.
|
|
567 |
*/
|
|
568 |
typedef struct
|
|
569 |
{
|
|
570 |
INFO_ELE_HDR
|
|
571 |
uint32 ConfigOptions; /* The configuration of the receiver in the WiLink. */
|
|
572 |
/* "RX ConfigOptions Table" describes the format of */
|
|
573 |
/* this field.*/
|
|
574 |
uint32 FilterOptions; /* The types of frames that the WiLink can receive. */
|
|
575 |
/* "RX FilterOptions Table" describes the format of */
|
|
576 |
/* this field.*/
|
|
577 |
} ACXRxConfig_t;
|
|
578 |
|
|
579 |
/******************************************************************************
|
|
580 |
|
|
581 |
Name: ACX_BEACON_FILTER_OPT
|
|
582 |
Desc: This information element enables the host to activate beacon filtering.
|
|
583 |
The filter can only be activated when the STA is in PS mode.
|
|
584 |
When activated, either the host is not notified about beacons whose
|
|
585 |
unicast TIM bit is not set, or these beacons are buffered first and
|
|
586 |
the host is notified only after the buffer reaches a predetermined size.
|
|
587 |
The host should not activate the filter if it configures the firmware
|
|
588 |
to listen to broadcasts (see the VBM Options field in the
|
|
589 |
ACXPowerMgmtOptions information element). The filter only affects beacons,
|
|
590 |
and not other MSDUs - the firmware notifies the host immediately about
|
|
591 |
their arrival.
|
|
592 |
Type: Filtering Configuration
|
|
593 |
Access: Write Only
|
|
594 |
Length: 2
|
|
595 |
|
|
596 |
******************************************************************************/
|
|
597 |
typedef struct
|
|
598 |
{
|
|
599 |
INFO_ELE_HDR
|
|
600 |
uint8 enable; /* Indicates whether the filter is enabled. */
|
|
601 |
/* 1 - enabled, 0 - disabled. */
|
|
602 |
uint8 maxNumOfBeaconsStored; /* The number of beacons without the unicast TIM */
|
|
603 |
/* bit set that the firmware buffers before */
|
|
604 |
/* signaling the host about ready frames. */
|
|
605 |
/* When set to 0 and the filter is enabled, beacons */
|
|
606 |
/* without the unicast TIM bit set are dropped.*/
|
|
607 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
608 |
} ACXBeaconFilterOptions_t;
|
|
609 |
|
|
610 |
|
|
611 |
/******************************************************************************
|
|
612 |
|
|
613 |
Name: ACX_BEACON_FILTER_TABLE
|
|
614 |
Desc: This information element configures beacon filtering handling for the
|
|
615 |
set of information elements. An information element in a beacon can be
|
|
616 |
set to be: ignored (never compared, and changes will not cause beacon
|
|
617 |
transfer), checked (compared, and transferred in case of a change), or
|
|
618 |
transferred (transferred to the host for each appearance or disappearance).
|
|
619 |
The table contains all information elements that are subject to monitoring
|
|
620 |
for host transfer.
|
|
621 |
All information elements that are not in the table should be ignored for
|
|
622 |
monitoring.
|
|
623 |
This functionality is only enabled when beacon filtering is enabled by
|
|
624 |
ACX_BEACON_FILTER_OPT.
|
|
625 |
Type: Filtering Configuration
|
|
626 |
Access: Write Only
|
|
627 |
Length: 101
|
|
628 |
Notes: the field measuring the value of received beacons for which the device
|
|
629 |
wakes up the host in ACX_BEACON_FILTER_OPT does not affect
|
|
630 |
this information element.
|
|
631 |
|
|
632 |
******************************************************************************/
|
|
633 |
|
|
634 |
/*
|
|
635 |
ACXBeaconFilterEntry (not 221)
|
|
636 |
Byte Offset Size (Bytes) Definition
|
|
637 |
=========== ============ ==========
|
|
638 |
0 1 IE identifier
|
|
639 |
1 1 Treatment bit mask
|
|
640 |
|
|
641 |
ACXBeaconFilterEntry (221)
|
|
642 |
Byte Offset Size (Bytes) Definition
|
|
643 |
=========== ============ ==========
|
|
644 |
0 1 IE identifier
|
|
645 |
1 1 Treatment bit mask
|
|
646 |
2 3 OUI
|
|
647 |
5 1 Type
|
|
648 |
6 2 Version
|
|
649 |
|
|
650 |
|
|
651 |
Treatment bit mask - The information element handling:
|
|
652 |
bit 0 - The information element is compared and transferred
|
|
653 |
in case of change.
|
|
654 |
bit 1 - The information element is transferred to the host
|
|
655 |
with each appearance or disappearance.
|
|
656 |
Note that both bits can be set at the same time.
|
|
657 |
*/
|
|
658 |
#define BEACON_FILTER_TABLE_MAX_IE_NUM (32)
|
|
659 |
#define BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM (6)
|
|
660 |
#define BEACON_FILTER_TABLE_IE_ENTRY_SIZE (2)
|
|
661 |
#define BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE (6)
|
|
662 |
#define BEACON_FILTER_TABLE_MAX_SIZE ((BEACON_FILTER_TABLE_MAX_IE_NUM * BEACON_FILTER_TABLE_IE_ENTRY_SIZE) + \
|
|
663 |
(BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM * BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE))
|
|
664 |
|
|
665 |
typedef struct ACXBeaconFilterIETableStruct {
|
|
666 |
INFO_ELE_HDR
|
|
667 |
uint8 NumberOfIEs; /* The number of IE's in the table*/
|
|
668 |
/* 0 - clears the table.*/
|
|
669 |
|
|
670 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
671 |
uint8 IETable[BEACON_FILTER_TABLE_MAX_SIZE];
|
|
672 |
} ACXBeaconFilterIETable_t;
|
|
673 |
|
|
674 |
/******************************************************************************
|
|
675 |
|
|
676 |
Name: ACX_COEX_ACTIVITY_TABLE
|
|
677 |
|
|
678 |
******************************************************************************/
|
|
679 |
|
|
680 |
typedef enum
|
|
681 |
{
|
|
682 |
COEX_IP_BT = 0,
|
|
683 |
COEX_IP_WLAN,
|
|
684 |
COEX_IP_DUAL_MODE, /* That define isn't valid value in DR&FW interface and use just in the FW */
|
|
685 |
MAX_COEX_IP
|
|
686 |
} CoexIp_enum;
|
|
687 |
|
|
688 |
#ifdef HOST_COMPILE
|
|
689 |
typedef uint8 CoexIp_e;
|
|
690 |
#else
|
|
691 |
typedef CoexIp_enum CoexIp_e;
|
|
692 |
#endif
|
|
693 |
|
|
694 |
typedef struct ACXCoexActivityIEStruct {
|
|
695 |
INFO_ELE_HDR
|
|
696 |
CoexIp_e coexIp; /* 0-BT, 1-WLAN (according to CoexIp_e in FW) */
|
|
697 |
uint8 activityId; /* According to BT/WLAN activity numbering in FW */
|
|
698 |
uint8 defaultPriority; /* 0-255, activity default priority */
|
|
699 |
uint8 raisedPriority; /* 0-255, activity raised priority */
|
|
700 |
uint16 minService; /* 0-65535, The minimum service requested either in
|
|
701 |
requests or in milliseconds depending on activity ID */
|
|
702 |
uint16 maxService; /* 0-65535, The maximum service allowed either in
|
|
703 |
requests or in milliseconds depending on activity ID */
|
|
704 |
} ACXCoexActivityIE_t;
|
|
705 |
|
|
706 |
/******************************************************************************
|
|
707 |
|
|
708 |
Name: ACX_ARP_IP_FILTER
|
|
709 |
Type: Filtering Configuration
|
|
710 |
Access: Write Only
|
|
711 |
Length: 20
|
|
712 |
|
|
713 |
******************************************************************************/
|
|
714 |
|
|
715 |
#define ARP_FILTER_DISABLED (0)
|
|
716 |
#define ARP_FILTER_ENABLED (0x01)
|
|
717 |
#define ARP_FILTER_AUTO_ARP_ENABLED (0x02)
|
|
718 |
|
|
719 |
#define ARP_FILTER_SUSPENDED_BY_FW (0x80) // Bit set/cleared by FW to indicate temporary suspention of Auto-ARP
|
|
720 |
// (due to join, before template is configured)
|
|
721 |
// This is NEVER used by the Host itself
|
|
722 |
|
|
723 |
#define ARP_FILTER_HOST_ENABLE_MASK (0x03) // Take only two lower bits of host configuration
|
|
724 |
|
|
725 |
typedef struct
|
|
726 |
{
|
|
727 |
INFO_ELE_HDR
|
|
728 |
uint8 ipVersion; /* The IP version of the IP address: 4 - IPv4, 6 - IPv6.*/
|
|
729 |
uint8 arpFilterEnable; /* BITMAP (!) field containing all "enabled" ARP features */
|
|
730 |
/* 0x00 - No ARP features */
|
|
731 |
/* 0x01 - Only ARP filtering */
|
|
732 |
/* 0x02 - Only Auto-ARP */
|
|
733 |
/* 0x03 - Both ARP filtering and Auto-ARP */
|
|
734 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
735 |
uint8 address[16]; /* The IP address used to filter ARP packets. ARP packets */
|
|
736 |
/* that do not match this address are dropped. */
|
|
737 |
/* When the IP Version is 4, the last 12 bytes of */
|
|
738 |
/* the address are ignored.*/
|
|
739 |
|
|
740 |
} ACXConfigureIP_t;
|
|
741 |
|
|
742 |
|
|
743 |
/******************************************************************************
|
|
744 |
|
|
745 |
Name: ACX_IBSS_FILTER
|
|
746 |
Type: Filtering Configuration
|
|
747 |
Access: Write Only
|
|
748 |
Length: 1
|
|
749 |
|
|
750 |
******************************************************************************/
|
|
751 |
typedef struct
|
|
752 |
{
|
|
753 |
INFO_ELE_HDR
|
|
754 |
uint8 enable; /* if set (i.e. IBSS mode), forward beacons from the same SSID*/
|
|
755 |
/* (also from different BSSID), with bigger TSF then the this of */
|
|
756 |
/* the current BSS.*/
|
|
757 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
758 |
} ACXIBSSFilterOptions_t;
|
|
759 |
|
|
760 |
|
|
761 |
/******************************************************************************
|
|
762 |
|
|
763 |
Name: ACX_SERVICE_PERIOD_TIMEOUT
|
|
764 |
Type: Configuration
|
|
765 |
Access: Write Only
|
|
766 |
Length: 1
|
|
767 |
|
|
768 |
******************************************************************************/
|
|
769 |
typedef struct
|
|
770 |
{
|
|
771 |
INFO_ELE_HDR
|
|
772 |
uint16 PsPollTimeout; /* the maximum time that the device will wait to receive */
|
|
773 |
/* traffic from the AP after transmission of PS-poll.*/
|
|
774 |
|
|
775 |
uint16 UpsdTimeout; /* the maximum time that the device will wait to receive */
|
|
776 |
/* traffic from the AP after transmission from UPSD enabled*/
|
|
777 |
/* queue.*/
|
|
778 |
} ACXRxTimeout_t;
|
|
779 |
|
|
780 |
/******************************************************************************
|
|
781 |
|
|
782 |
Name: ACX_TX_QUEUE_CFG
|
|
783 |
Type: Configuration
|
|
784 |
Access: Write Only
|
|
785 |
Length: 8
|
|
786 |
|
|
787 |
******************************************************************************/
|
|
788 |
typedef struct
|
|
789 |
{
|
|
790 |
INFO_ELE_HDR
|
|
791 |
uint8 qID; /* The TX queue ID number.*/
|
|
792 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
793 |
uint16 numberOfBlockHighThreshold; /* The maximum memory blocks allowed in the */
|
|
794 |
/* queue.*/
|
|
795 |
uint16 numberOfBlockLowThreshold; /* The minimum memory blocks that are */
|
|
796 |
/* guaranteed for this queue.*/
|
|
797 |
} ACXTxQueueCfg_t;
|
|
798 |
|
|
799 |
|
|
800 |
/******************************************************************************
|
|
801 |
|
|
802 |
Name: ACX_STATISTICS
|
|
803 |
Type: Statistics
|
|
804 |
Access: Write Only
|
|
805 |
Length:
|
|
806 |
Note: Debug API
|
|
807 |
|
|
808 |
******************************************************************************/
|
|
809 |
typedef struct
|
|
810 |
{
|
|
811 |
uint32 debug1;
|
|
812 |
uint32 debug2;
|
|
813 |
uint32 debug3;
|
|
814 |
uint32 debug4;
|
|
815 |
uint32 debug5;
|
|
816 |
uint32 debug6;
|
|
817 |
}DbgStatistics_t;
|
|
818 |
|
|
819 |
typedef struct
|
|
820 |
{
|
|
821 |
uint32 numOfTxProcs;
|
|
822 |
uint32 numOfPreparedDescs;
|
|
823 |
uint32 numOfTxXfr;
|
|
824 |
uint32 numOfTxDma;
|
|
825 |
uint32 numOfTxCmplt;
|
|
826 |
uint32 numOfRxProcs;
|
|
827 |
uint32 numOfRxData;
|
|
828 |
}RingStatistics_t;
|
|
829 |
|
|
830 |
typedef struct
|
|
831 |
{
|
|
832 |
uint32 numOfTxTemplatePrepared;
|
|
833 |
uint32 numOfTxDataPrepared;
|
|
834 |
uint32 numOfTxTemplateProgrammed;
|
|
835 |
uint32 numOfTxDataProgrammed;
|
|
836 |
uint32 numOfTxBurstProgrammed;
|
|
837 |
uint32 numOfTxStarts;
|
|
838 |
uint32 numOfTxImmResp;
|
|
839 |
uint32 numOfTxStartTempaltes;
|
|
840 |
uint32 numOfTxStartIntTemplate;
|
|
841 |
uint32 numOfTxStartFwGen;
|
|
842 |
uint32 numOfTxStartData;
|
|
843 |
uint32 numOfTxStartNullFrame;
|
|
844 |
uint32 numOfTxExch;
|
|
845 |
uint32 numOfTxRetryTemplate;
|
|
846 |
uint32 numOfTxRetryData;
|
|
847 |
uint32 numOfTxExchPending;
|
|
848 |
uint32 numOfTxExchExpiry;
|
|
849 |
uint32 numOfTxExchMismatch;
|
|
850 |
uint32 numOfTxDoneTemplate;
|
|
851 |
uint32 numOfTxDoneData;
|
|
852 |
uint32 numOfTxDoneIntTemplate;
|
|
853 |
uint32 numOfTxPreXfr;
|
|
854 |
uint32 numOfTxXfr;
|
|
855 |
uint32 numOfTxXfrOutOfMem;
|
|
856 |
uint32 numOfTxDmaProgrammed;
|
|
857 |
uint32 numOfTxDmaDone;
|
|
858 |
} TxStatistics_t;
|
|
859 |
|
|
860 |
|
|
861 |
typedef struct
|
|
862 |
{
|
|
863 |
uint32 RxOutOfMem;
|
|
864 |
uint32 RxHdrOverflow;
|
|
865 |
uint32 RxHWStuck;
|
|
866 |
uint32 RxDroppedFrame;
|
|
867 |
uint32 RxCompleteDroppedFrame;
|
|
868 |
uint32 RxAllocFrame;
|
|
869 |
uint32 RxDoneQueue;
|
|
870 |
uint32 RxDone;
|
|
871 |
uint32 RxDefrag;
|
|
872 |
uint32 RxDefragEnd;
|
|
873 |
uint32 RxMic;
|
|
874 |
uint32 RxMicEnd;
|
|
875 |
uint32 RxXfr;
|
|
876 |
uint32 RxXfrEnd;
|
|
877 |
uint32 RxCmplt;
|
|
878 |
uint32 RxPreCmplt;
|
|
879 |
uint32 RxCmpltTask;
|
|
880 |
uint32 RxPhyHdr;
|
|
881 |
uint32 RxTimeout;
|
|
882 |
} RxStatistics_t;
|
|
883 |
|
|
884 |
|
|
885 |
typedef struct
|
|
886 |
{
|
|
887 |
uint32 RxDMAErrors;
|
|
888 |
uint32 TxDMAErrors;
|
|
889 |
} DMAStatistics_t;
|
|
890 |
|
|
891 |
|
|
892 |
typedef struct
|
|
893 |
{
|
|
894 |
uint32 IRQs; /* irqisr() */
|
|
895 |
} IsrStatistics_t;
|
|
896 |
|
|
897 |
|
|
898 |
typedef struct WepStatistics_t
|
|
899 |
{
|
|
900 |
uint32 WepAddrKeyCount; /* Count of WEP address keys configured*/
|
|
901 |
uint32 WepDefaultKeyCount; /* Count of default keys configured*/
|
|
902 |
uint32 WepKeyNotFound; /* count of number of times that WEP key not found on lookup*/
|
|
903 |
uint32 WepDecryptFail; /* count of number of times that WEP key decryption failed*/
|
|
904 |
uint32 WepEncryptFail; /* count of number of times that WEP key encryption failed*/
|
|
905 |
uint32 WepDecPackets; /* WEP Packets Decrypted*/
|
|
906 |
uint32 WepDecInterrupt; /* WEP Decrypt Interrupts*/
|
|
907 |
uint32 WepEnPackets; /* WEP Packets Encrypted*/
|
|
908 |
uint32 WepEnInterrupt; /* WEP Encrypt Interrupts*/
|
|
909 |
} WepStatistics_t;
|
|
910 |
|
|
911 |
|
|
912 |
#define PWR_STAT_MAX_CONT_MISSED_BCNS_SPREAD 10
|
|
913 |
typedef struct PwrStatistics_t
|
|
914 |
{
|
|
915 |
uint32 MissingBcnsCnt; /* Count the amount of missing beacon interrupts to the host.*/
|
|
916 |
uint32 RcvdBeaconsCnt; /* Count the number of received beacons.*/
|
|
917 |
uint32 ConnectionOutOfSync; /* Count the number of times TSF Out Of Sync occures, meaning we lost more consecutive beacons that defined by the host's threshold.*/
|
|
918 |
uint32 ContMissBcnsSpread[PWR_STAT_MAX_CONT_MISSED_BCNS_SPREAD]; /* Gives statistics about the spread continuous missed beacons.*/
|
|
919 |
/* The 16 LSB are dedicated for the PS mode.*/
|
|
920 |
/* The 16 MSB are dedicated for the PS mode.*/
|
|
921 |
/* ContMissBcnsSpread[0] - single missed beacon.*/
|
|
922 |
/* ContMissBcnsSpread[1] - two continuous missed beacons.*/
|
|
923 |
/* ContMissBcnsSpread[2] - three continuous missed beacons.*/
|
|
924 |
/* ...*/
|
|
925 |
/* ContMissBcnsSpread[9] - ten and more continuous missed beacons.*/
|
|
926 |
uint32 RcvdAwakeBeaconsCnt; /* Count the number of beacons in awake mode.*/
|
|
927 |
} PwrStatistics_t;
|
|
928 |
|
|
929 |
|
|
930 |
typedef struct MicStatistics_t
|
|
931 |
{
|
|
932 |
uint32 MicRxPkts;
|
|
933 |
uint32 MicCalcFailure;
|
|
934 |
} MicStatistics_t;
|
|
935 |
|
|
936 |
|
|
937 |
typedef struct AesStatisticsStruct
|
|
938 |
{
|
|
939 |
uint32 AesEncryptFail;
|
|
940 |
uint32 AesDecryptFail;
|
|
941 |
uint32 AesEncryptPackets;
|
|
942 |
uint32 AesDecryptPackets;
|
|
943 |
uint32 AesEncryptInterrupt;
|
|
944 |
uint32 AesDecryptInterrupt;
|
|
945 |
} AesStatistics_t;
|
|
946 |
|
|
947 |
typedef struct GemStatisticsStruct
|
|
948 |
{
|
|
949 |
uint32 GemEncryptFail;
|
|
950 |
uint32 GemDecryptFail;
|
|
951 |
uint32 GemEncryptPackets;
|
|
952 |
uint32 GemDecryptPackets;
|
|
953 |
uint32 GemEncryptInterrupt;
|
|
954 |
uint32 GemDecryptInterrupt;
|
|
955 |
} GemStatistics_t;
|
|
956 |
|
|
957 |
typedef struct EventStatistics_t
|
|
958 |
{
|
|
959 |
uint32 calibration;
|
|
960 |
uint32 rxMismatch;
|
|
961 |
uint32 rxMemEmpty;
|
|
962 |
} EventStatistics_t;
|
|
963 |
|
|
964 |
|
|
965 |
typedef struct PsPollUpsdStatistics_t
|
|
966 |
{
|
|
967 |
uint32 psPollTimeOuts;
|
|
968 |
uint32 upsdTimeOuts;
|
|
969 |
uint32 upsdMaxAPturn;
|
|
970 |
uint32 psPollMaxAPturn;
|
|
971 |
uint32 psPollUtilization;
|
|
972 |
uint32 upsdUtilization;
|
|
973 |
} PsPollUpsdStatistics_t;
|
|
974 |
|
|
975 |
typedef struct RxFilterStatistics_t
|
|
976 |
{
|
|
977 |
uint32 beaconFilter;
|
|
978 |
uint32 arpFilter;
|
|
979 |
uint32 MCFilter;
|
|
980 |
uint32 dupFilter;
|
|
981 |
uint32 dataFilter;
|
|
982 |
uint32 ibssFilter;
|
|
983 |
} RxFilterStatistics_t;
|
|
984 |
|
|
985 |
typedef struct ClaibrationFailStatistics_t
|
|
986 |
{
|
|
987 |
uint32 initCalTotal;
|
|
988 |
uint32 initRadioBandsFail;
|
|
989 |
uint32 initSetParams;
|
|
990 |
uint32 initTxClpcFail;
|
|
991 |
uint32 initRxIqMmFail;
|
|
992 |
uint32 tuneCalTotal;
|
|
993 |
uint32 tuneDrpwRTrimFail;
|
|
994 |
uint32 tuneDrpwPdBufFail;
|
|
995 |
uint32 tuneDrpwTxMixFreqFail;
|
|
996 |
uint32 tuneDrpwTaCal;
|
|
997 |
uint32 tuneDrpwRxIf2Gain;
|
|
998 |
uint32 tuneDrpwRxDac;
|
|
999 |
uint32 tuneDrpwChanTune;
|
|
1000 |
uint32 tuneDrpwRxTxLpf;
|
|
1001 |
uint32 tuneDrpwLnaTank;
|
|
1002 |
uint32 tuneTxLOLeakFail;
|
|
1003 |
uint32 tuneTxIqMmFail;
|
|
1004 |
uint32 tuneTxPdetFail;
|
|
1005 |
uint32 tuneTxPPAFail;
|
|
1006 |
uint32 tuneTxClpcFail;
|
|
1007 |
uint32 tuneRxAnaDcFail;
|
|
1008 |
uint32 tuneRxIqMmFail;
|
|
1009 |
uint32 calStateFail;
|
|
1010 |
}ClaibrationFailStatistics_t;
|
|
1011 |
|
|
1012 |
typedef struct ACXStatisticsStruct
|
|
1013 |
{
|
|
1014 |
INFO_ELE_HDR
|
|
1015 |
RingStatistics_t ringStat;
|
|
1016 |
DbgStatistics_t debug;
|
|
1017 |
TxStatistics_t tx;
|
|
1018 |
RxStatistics_t rx;
|
|
1019 |
DMAStatistics_t dma;
|
|
1020 |
IsrStatistics_t isr;
|
|
1021 |
WepStatistics_t wep;
|
|
1022 |
PwrStatistics_t pwr;
|
|
1023 |
AesStatistics_t aes;
|
|
1024 |
MicStatistics_t mic;
|
|
1025 |
EventStatistics_t event;
|
|
1026 |
PsPollUpsdStatistics_t ps;
|
|
1027 |
RxFilterStatistics_t rxFilter;
|
|
1028 |
ClaibrationFailStatistics_t radioCal;
|
|
1029 |
GemStatistics_t gem;
|
|
1030 |
} ACXStatistics_t;
|
|
1031 |
|
|
1032 |
/******************************************************************************
|
|
1033 |
|
|
1034 |
Name: ACX_ROAMING_STATISTICS_TBL
|
|
1035 |
Desc: This information element reads the current roaming triggers
|
|
1036 |
counters/metrics.
|
|
1037 |
Type: Statistics
|
|
1038 |
Access: Read Only
|
|
1039 |
Length: 6
|
|
1040 |
|
|
1041 |
******************************************************************************/
|
|
1042 |
typedef struct
|
|
1043 |
{
|
|
1044 |
INFO_ELE_HDR
|
|
1045 |
uint32 MissedBeacons; /* The current number of consecutive lost beacons*/
|
|
1046 |
uint8 snrData; /* The current average SNR in db - For Data Packets*/
|
|
1047 |
uint8 snrBeacon; /* The current average SNR in db - For Beacon Packets*/
|
|
1048 |
int8 rssiData; /* The current average RSSI - For Data Packets*/
|
|
1049 |
int8 rssiBeacon; /* The current average RSSI - For Beacon Packets*/
|
|
1050 |
}ACXRoamingStatisticsTable_t;
|
|
1051 |
|
|
1052 |
|
|
1053 |
/******************************************************************************
|
|
1054 |
|
|
1055 |
Name: ACX_FEATURE_CFG
|
|
1056 |
Desc: Provides expandability for future features
|
|
1057 |
Type: Configuration
|
|
1058 |
Access: Write Only
|
|
1059 |
Length: 8
|
|
1060 |
|
|
1061 |
******************************************************************************/
|
|
1062 |
|
|
1063 |
/* bit defines for Option: */
|
|
1064 |
#define FEAT_PCI_CLK_RUN_ENABLE 0x00000002 /* Enable CLK_RUN on PCI bus */
|
|
1065 |
|
|
1066 |
/* bit defines for dataflowOptions: */
|
|
1067 |
#define DF_ENCRYPTION_DISABLE 0x00000001 /* When set, enable encription in FW.*/
|
|
1068 |
/* when clear, disable encription. */
|
|
1069 |
#define DF_SNIFF_MODE_ENABLE 0x00000080 /* When set, enable decryption in FW.*/
|
|
1070 |
/* when clear, disable decription. */
|
|
1071 |
typedef struct
|
|
1072 |
{
|
|
1073 |
INFO_ELE_HDR
|
|
1074 |
uint32 Options; /* Data flow options - refer to above definitions*/
|
|
1075 |
uint32 dataflowOptions; /* Data flow options - refer to above definitions*/
|
|
1076 |
} ACXFeatureConfig_t;
|
|
1077 |
|
|
1078 |
|
|
1079 |
|
|
1080 |
/******************************************************************************
|
|
1081 |
|
|
1082 |
Name: ACX_TID_CFG
|
|
1083 |
Type: Configuration
|
|
1084 |
Access: Write Only
|
|
1085 |
Length: 16
|
|
1086 |
|
|
1087 |
******************************************************************************/
|
|
1088 |
typedef enum
|
|
1089 |
{
|
|
1090 |
CHANNEL_TYPE_DCF = 0, /* DC/LEGACY*/
|
|
1091 |
CHANNEL_TYPE_EDCF = 1, /* EDCA*/
|
|
1092 |
CHANNEL_TYPE_HCCA = 2, /* HCCA*/
|
|
1093 |
MAX_CHANNEL_TYPE = CHANNEL_TYPE_HCCA
|
|
1094 |
} ChannelType_enum;
|
|
1095 |
|
|
1096 |
typedef enum
|
|
1097 |
{
|
|
1098 |
PS_SCHEME_LEGACY = 0, /* Regular PS: simple sending of packets*/
|
|
1099 |
PS_SCHEME_UPSD_TRIGGER = 1, /* UPSD: sending a packet triggers a UPSD downstream*/
|
|
1100 |
PS_SCHEME_LEGACY_PSPOLL = 2, /* Legacy PSPOLL: a PSPOLL packet will be sent before */
|
|
1101 |
/* every data packet transmission in this queue.*/
|
|
1102 |
PS_SCHEME_SAPSD = 3, /* Scheduled APSD mode.*/
|
|
1103 |
MAX_PS_SCHEME = PS_SCHEME_SAPSD
|
|
1104 |
} PSScheme_enum;
|
|
1105 |
|
|
1106 |
typedef enum
|
|
1107 |
{
|
|
1108 |
ACK_POLICY_LEGACY = 0, /* ACK immediate policy*/
|
|
1109 |
ACK_POLICY_NO_ACK = 1, /* no ACK policy*/
|
|
1110 |
ACK_POLICY_BLOCK = 2, /* block ack policy*/
|
|
1111 |
MAX_ACK_POLICY = ACK_POLICY_BLOCK
|
|
1112 |
} AckPolicy_enum;
|
|
1113 |
|
|
1114 |
|
|
1115 |
#ifdef HOST_COMPILE
|
|
1116 |
typedef uint8 ChannelType_e;
|
|
1117 |
typedef uint8 PSScheme_e;
|
|
1118 |
typedef uint8 AckPolicy_e;
|
|
1119 |
#else
|
|
1120 |
typedef ChannelType_enum ChannelType_e;
|
|
1121 |
typedef PSScheme_enum PSScheme_e;
|
|
1122 |
typedef AckPolicy_enum AckPolicy_e;
|
|
1123 |
#endif
|
|
1124 |
|
|
1125 |
|
|
1126 |
|
|
1127 |
/* Michal recommendation:
|
|
1128 |
in the ACXTIDConfig_t structure we need only the fields psScheme, and one other field for AC id (queue? tsid?).
|
|
1129 |
the rest are obsolete. see IEPsDeliveryTriggerType_t in CE2.0.
|
|
1130 |
*/
|
|
1131 |
|
|
1132 |
typedef struct
|
|
1133 |
{
|
|
1134 |
INFO_ELE_HDR
|
|
1135 |
uint8 queueID; /* The TX queue ID number (0-7).*/
|
|
1136 |
uint8 channelType; /* Channel access type for the queue.*/
|
|
1137 |
/* Refer to ChannelType_enum.*/
|
|
1138 |
uint8 tsid; /* for EDCA - the AC Index (0-3, refer to*/
|
|
1139 |
/* AccessCategory_enum).*/
|
|
1140 |
/* For HCCA - HCCA Traffic Stream ID (TSID) of */
|
|
1141 |
/* the queue (8-15).*/
|
|
1142 |
PSScheme_e psScheme; /* The power save scheme of the specified queue.*/
|
|
1143 |
/* Refer to PSScheme_enum.*/
|
|
1144 |
AckPolicy_e ackPolicy; /* The TX queue ACK policy. */
|
|
1145 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1146 |
uint32 APSDConf[2]; /* Not supported in this version !!!*/
|
|
1147 |
}ACXTIDConfig_t;
|
|
1148 |
|
|
1149 |
|
|
1150 |
|
|
1151 |
/******************************************************************************
|
|
1152 |
|
|
1153 |
Name: ACX_PS_RX_STREAMING
|
|
1154 |
Type: Configuration
|
|
1155 |
Access: Write Only
|
|
1156 |
Length: 32
|
|
1157 |
|
|
1158 |
******************************************************************************/
|
|
1159 |
typedef struct
|
|
1160 |
{
|
|
1161 |
INFO_ELE_HDR
|
|
1162 |
uint8 TID; /* The TID index*/
|
|
1163 |
Bool_e rxPSDEnabled; /* indicates if this traffic stream requires */
|
|
1164 |
/* employing an RX Streaming delivery mechanism for the TID*/
|
|
1165 |
|
|
1166 |
uint8 streamPeriod; /* the time period for which a trigger needs to be transmitted*/
|
|
1167 |
/* in case no data TX triggers are sent by host*/
|
|
1168 |
uint8 txTimeout; /* the timeout from last TX trigger after which FW*/
|
|
1169 |
/* starts generating triggers by itself*/
|
|
1170 |
}ACXPsRxStreaming_t;
|
|
1171 |
|
|
1172 |
/************************************************************
|
|
1173 |
* MULTIPLE RSSI AND SNR *
|
|
1174 |
*************************************************************/
|
|
1175 |
|
|
1176 |
typedef enum
|
|
1177 |
{
|
|
1178 |
RX_QUALITY_EVENT_LEVEL = 0, /* The event is a "Level" indication which keeps */
|
|
1179 |
/* triggering as long as the average RSSI is below*/
|
|
1180 |
/* the threshold.*/
|
|
1181 |
|
|
1182 |
RX_QUALITY_EVENT_EDGE = 1 /* The event is an "Edge" indication which triggers*/
|
|
1183 |
/* only when the RSSI threshold is crossed from above.*/
|
|
1184 |
}rxQualityEventType_enum;
|
|
1185 |
|
|
1186 |
/* The direction in which the trigger is active */
|
|
1187 |
typedef enum
|
|
1188 |
{
|
|
1189 |
RSSI_EVENT_DIR_LOW = 0,
|
|
1190 |
RSSI_EVENT_DIR_HIGH = 1,
|
|
1191 |
RSSI_EVENT_DIR_BIDIR = 2
|
|
1192 |
}RssiEventDir_e;
|
|
1193 |
|
|
1194 |
/******************************************************************************
|
|
1195 |
|
|
1196 |
RSSI/SNR trigger configuration:
|
|
1197 |
|
|
1198 |
ACX_RSSI_SNR_TRIGGER
|
|
1199 |
ACX_RSSI_SNR_WIGHTS
|
|
1200 |
|
|
1201 |
******************************************************************************/
|
|
1202 |
#define NUM_OF_RSSI_SNR_TRIGGERS 8
|
|
1203 |
typedef struct
|
|
1204 |
{
|
|
1205 |
int16 threshold;
|
|
1206 |
uint16 pacing; /* Minimum delay between consecutive triggers in milliseconds (0 - 60000) */
|
|
1207 |
uint8 metric; /* RSSI Beacon, RSSI Packet, SNR Beacon, SNR Packet */
|
|
1208 |
uint8 type; /* Level / Edge */
|
|
1209 |
uint8 direction; /* Low, High, Bidirectional */
|
|
1210 |
uint8 hystersis; /* Hysteresis range in dB around the threshold value (0 - 255) */
|
|
1211 |
uint8 index; /* Index of Event. Values 0 - 7 */
|
|
1212 |
uint8 enable; /* 1 - Configured, 2 - Not Configured; (for recovery using) */
|
|
1213 |
uint8 padding[2];
|
|
1214 |
}RssiSnrTriggerCfg_t;
|
|
1215 |
|
|
1216 |
typedef struct
|
|
1217 |
{
|
|
1218 |
INFO_ELE_HDR
|
|
1219 |
RssiSnrTriggerCfg_t param;
|
|
1220 |
}ACXRssiSnrTriggerCfg_t;
|
|
1221 |
|
|
1222 |
/* Filter Weight for every one of 4 RSSI /SNR Trigger Metrics */
|
|
1223 |
typedef struct
|
|
1224 |
{
|
|
1225 |
uint8 rssiBeaconAverageWeight;
|
|
1226 |
uint8 rssiPacketAverageWeight;
|
|
1227 |
uint8 snrBeaconAverageWeight;
|
|
1228 |
uint8 snrPacketAverageWeight;
|
|
1229 |
}RssiSnrAverageWeights_t;
|
|
1230 |
|
|
1231 |
typedef struct
|
|
1232 |
{
|
|
1233 |
INFO_ELE_HDR
|
|
1234 |
RssiSnrAverageWeights_t param;
|
|
1235 |
}ACXRssiSnrAverageWeights_t;
|
|
1236 |
|
|
1237 |
typedef enum
|
|
1238 |
{
|
|
1239 |
METRIC_EVENT_RSSI_BEACON = 0,
|
|
1240 |
METRIC_EVENT_RSSI_DATA = 1,
|
|
1241 |
METRIC_EVENT_SNR_BEACON = 2,
|
|
1242 |
METRIC_EVENT_SNR_DATA = 3,
|
|
1243 |
METRIC_EVENT_TRIGGER_SIZE = 4
|
|
1244 |
}MetricEvent_e;
|
|
1245 |
|
|
1246 |
/******************************************************************************
|
|
1247 |
|
|
1248 |
Name: ACX_NOISE_HIST
|
|
1249 |
Desc: Noise Histogram activation is done by special command from host which
|
|
1250 |
is responsible to read the results using this IE.
|
|
1251 |
Type: Configuration
|
|
1252 |
Access: Read Only
|
|
1253 |
Length: 48 (NOISE_HIST_LEN=8)
|
|
1254 |
|
|
1255 |
******************************************************************************/
|
|
1256 |
|
|
1257 |
typedef struct
|
|
1258 |
{
|
|
1259 |
INFO_ELE_HDR
|
|
1260 |
uint32 counters[NOISE_HIST_LEN]; /* This array of eight 32 bit counters describes */
|
|
1261 |
/* the histogram created by the FW noise */
|
|
1262 |
/* histogram engine.*/
|
|
1263 |
|
|
1264 |
uint32 numOfLostCycles; /* This field indicates the number of measurement */
|
|
1265 |
/* cycles with failure because Tx was active.*/
|
|
1266 |
|
|
1267 |
uint32 numOfTxHwGenLostCycles; /* This field indicates the number of measurement */
|
|
1268 |
/* cycles with failure because Tx (FW Generated)*/
|
|
1269 |
/* was active.*/
|
|
1270 |
|
|
1271 |
uint32 numOfRxLostCycles; /* This field indicates the number of measurement */
|
|
1272 |
/* cycles because the Rx CCA was active. */
|
|
1273 |
} NoiseHistResult_t;
|
|
1274 |
|
|
1275 |
/******************************************************************************
|
|
1276 |
|
|
1277 |
Name: ACX_PD_THRESHOLD
|
|
1278 |
Type: Configuration
|
|
1279 |
Access: Write Only
|
|
1280 |
Length: 4
|
|
1281 |
|
|
1282 |
******************************************************************************/
|
|
1283 |
|
|
1284 |
typedef struct
|
|
1285 |
{
|
|
1286 |
INFO_ELE_HDR
|
|
1287 |
uint32 pdThreshold; /* The packet detection threshold in the PHY.*/
|
|
1288 |
} ACXPacketDetection_t;
|
|
1289 |
|
|
1290 |
|
|
1291 |
/******************************************************************************
|
|
1292 |
|
|
1293 |
Name: ACX_RATE_POLICY
|
|
1294 |
Type: Configuration
|
|
1295 |
Access: Write Only
|
|
1296 |
Length: 132
|
|
1297 |
|
|
1298 |
******************************************************************************/
|
|
1299 |
|
|
1300 |
#define HOST_MAX_RATE_POLICIES (8)
|
|
1301 |
|
|
1302 |
|
|
1303 |
typedef struct
|
|
1304 |
{
|
|
1305 |
INFO_ELE_HDR
|
|
1306 |
uint32 numOfClasses; /* The number of transmission rate */
|
|
1307 |
/* fallback policy classes.*/
|
|
1308 |
|
|
1309 |
txAttrClass_t rateClasses[HOST_MAX_RATE_POLICIES]; /* Rate Policies table*/
|
|
1310 |
}ACXTxAttrClasses_t;
|
|
1311 |
|
|
1312 |
|
|
1313 |
|
|
1314 |
/******************************************************************************
|
|
1315 |
|
|
1316 |
Name: ACX_CTS_PROTECTION
|
|
1317 |
Type: Configuration
|
|
1318 |
Access: Write Only
|
|
1319 |
Length: 1
|
|
1320 |
|
|
1321 |
******************************************************************************/
|
|
1322 |
|
|
1323 |
typedef struct
|
|
1324 |
{
|
|
1325 |
INFO_ELE_HDR
|
|
1326 |
uint8 ctsProtectMode; /* This field is a flag enabling or disabling the*/
|
|
1327 |
/* CTS-to-self protection mechanism:*/
|
|
1328 |
/* 0 - disable, 1 - enable*/
|
|
1329 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1330 |
}ACXCtsProtection_t;
|
|
1331 |
|
|
1332 |
/******************************************************************************
|
|
1333 |
|
|
1334 |
ACX_FRAG_CFG
|
|
1335 |
|
|
1336 |
******************************************************************************/
|
|
1337 |
|
|
1338 |
typedef struct
|
|
1339 |
{
|
|
1340 |
INFO_ELE_HDR
|
|
1341 |
uint16 fragThreshold;
|
|
1342 |
uint8 padding[2]; /* alignment toIE_RTS_CTS_CFG 32bits boundry */
|
|
1343 |
|
|
1344 |
} ACXFRAGThreshold_t;
|
|
1345 |
|
|
1346 |
|
|
1347 |
/******************************************************************************
|
|
1348 |
|
|
1349 |
ACX_RX_CONFIG_OPT
|
|
1350 |
|
|
1351 |
******************************************************************************/
|
|
1352 |
typedef enum
|
|
1353 |
{
|
|
1354 |
RX_QUEUE_TYPE_RX_LOW_PRIORITY, /* All except the high priority */
|
|
1355 |
RX_QUEUE_TYPE_RX_HIGH_PRIORITY, /* Management and voice packets */
|
|
1356 |
RX_QUEUE_TYPE_NUM,
|
|
1357 |
RX_QUEUE_TYPE_MAX = MAX_POSITIVE8
|
|
1358 |
} RxQueueType_enum;
|
|
1359 |
|
|
1360 |
|
|
1361 |
#ifdef HOST_COMPILE
|
|
1362 |
typedef uint8 RxQueueType_e;
|
|
1363 |
#else
|
|
1364 |
typedef RxQueueType_enum RxQueueType_e;
|
|
1365 |
#endif
|
|
1366 |
|
|
1367 |
|
|
1368 |
typedef struct
|
|
1369 |
{
|
|
1370 |
INFO_ELE_HDR
|
|
1371 |
uint16 rxMblkThreshold; /* Occupied Rx mem-blocks number which requires interrupting the host (0 = no buffering) */
|
|
1372 |
uint16 rxPktThreshold; /* Rx packets number which requires interrupting the host (0 = no buffering) */
|
|
1373 |
uint16 rxCompleteTimeout; /* Max time in msec the FW may delay Rx-Complete interrupt */
|
|
1374 |
RxQueueType_e rxQueueType; /* see above */
|
|
1375 |
uint8 reserved;
|
|
1376 |
} ACXRxBufferingConfig_t;
|
|
1377 |
|
|
1378 |
|
|
1379 |
/******************************************************************************
|
|
1380 |
|
|
1381 |
Name: ACX_SLEEP_AUTH
|
|
1382 |
Desc: configuration of sleep authorization level
|
|
1383 |
Type: System Configuration
|
|
1384 |
Access: Write Only
|
|
1385 |
Length: 1
|
|
1386 |
|
|
1387 |
******************************************************************************/
|
|
1388 |
|
|
1389 |
typedef struct
|
|
1390 |
{
|
|
1391 |
INFO_ELE_HDR
|
|
1392 |
uint8 sleepAuth; /* The sleep level authorization of the device. */
|
|
1393 |
/* 0 - Always active*/
|
|
1394 |
/* 1 - Power down mode: light / fast sleep*/
|
|
1395 |
/* 2 - ELP mode: Deep / Max sleep*/
|
|
1396 |
|
|
1397 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1398 |
}ACXSleepAuth_t;
|
|
1399 |
|
|
1400 |
/******************************************************************************
|
|
1401 |
|
|
1402 |
Name: ACX_PM_CONFIG
|
|
1403 |
Desc: configuration of power management
|
|
1404 |
Type: System Configuration
|
|
1405 |
Access: Write Only
|
|
1406 |
Length: 1
|
|
1407 |
|
|
1408 |
******************************************************************************/
|
|
1409 |
|
|
1410 |
typedef struct
|
|
1411 |
{
|
|
1412 |
INFO_ELE_HDR
|
|
1413 |
uint32 hostClkSettlingTime; /* Host CLK settling time (in uSec units) */
|
|
1414 |
uint8 hostFastWakeupSupport; /* 0 - not supported */
|
|
1415 |
/* 1 - supported */
|
|
1416 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1417 |
}ACXPMConfig_t;
|
|
1418 |
|
|
1419 |
/******************************************************************************
|
|
1420 |
|
|
1421 |
Name: ACX_PREAMBLE_TYPE
|
|
1422 |
Type: Configuration
|
|
1423 |
Access: Write Only
|
|
1424 |
Length: 1
|
|
1425 |
|
|
1426 |
******************************************************************************/
|
|
1427 |
|
|
1428 |
typedef enum
|
|
1429 |
{
|
|
1430 |
LONG_PREAMBLE = 0,
|
|
1431 |
SHORT_PREAMBLE = 1,
|
|
1432 |
OFDM_PREAMBLE = 4,
|
|
1433 |
N_MIXED_MODE_PREAMBLE = 6,
|
|
1434 |
GREENFIELD_PREAMBLE = 7,
|
|
1435 |
PREAMBLE_INVALID = 0xFF
|
|
1436 |
} Preamble_enum;
|
|
1437 |
|
|
1438 |
|
|
1439 |
#ifdef HOST_COMPILE
|
|
1440 |
typedef uint8 Preamble_e;
|
|
1441 |
#else
|
|
1442 |
typedef Preamble_enum Preamble_e;
|
|
1443 |
#endif
|
|
1444 |
|
|
1445 |
|
|
1446 |
typedef struct
|
|
1447 |
{
|
|
1448 |
INFO_ELE_HDR
|
|
1449 |
Preamble_e preamble; /* When set, the WiLink transmits beacon, probe response, */
|
|
1450 |
/* RTS and PS Poll frames with a short preamble. */
|
|
1451 |
/* When clear, the WiLink transmits the frame with a long */
|
|
1452 |
/* preamble.*/
|
|
1453 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1454 |
} ACXPreamble_t;
|
|
1455 |
|
|
1456 |
|
|
1457 |
/******************************************************************************
|
|
1458 |
|
|
1459 |
Name: ACX_CCA_THRESHOLD
|
|
1460 |
Type: Configuration
|
|
1461 |
Access: Write Only
|
|
1462 |
Length: 2
|
|
1463 |
|
|
1464 |
******************************************************************************/
|
|
1465 |
|
|
1466 |
typedef struct
|
|
1467 |
{
|
|
1468 |
INFO_ELE_HDR
|
|
1469 |
uint16 rxCCAThreshold; /* The Rx Clear Channel Assessment threshold in the PHY*/
|
|
1470 |
/* (the energy threshold).*/
|
|
1471 |
Bool_e txEnergyDetection; /* The Tx ED value for TELEC Enable/Disable*/
|
|
1472 |
uint8 padding;
|
|
1473 |
} ACXEnergyDetection_t;
|
|
1474 |
|
|
1475 |
|
|
1476 |
/******************************************************************************
|
|
1477 |
|
|
1478 |
Name: ACX_EVENT_MBOX_MASK
|
|
1479 |
Type: Operation
|
|
1480 |
Access: Write Only
|
|
1481 |
Length: 8
|
|
1482 |
|
|
1483 |
******************************************************************************/
|
|
1484 |
|
|
1485 |
typedef struct
|
|
1486 |
{
|
|
1487 |
INFO_ELE_HDR
|
|
1488 |
uint32 lowEventMask; /* Indicates which events are masked and which are not*/
|
|
1489 |
/* Refer to EventMBoxId_enum in public_event_mbox.h.*/
|
|
1490 |
|
|
1491 |
uint32 highEventMask; /* Not in use (should always be set to 0xFFFFFFFF).*/
|
|
1492 |
} ACXEventMboxMask_t;
|
|
1493 |
|
|
1494 |
|
|
1495 |
/******************************************************************************
|
|
1496 |
|
|
1497 |
Name: ACX_CONN_MONIT_PARAMS
|
|
1498 |
Desc: This information element configures the SYNCHRONIZATION_TIMEOUT
|
|
1499 |
interrupt indicator. It configures the number of missed Beacons
|
|
1500 |
before issuing the SYNCHRONIZATION_TIMEOUT event.
|
|
1501 |
Type: Configuration
|
|
1502 |
Access: Write Only
|
|
1503 |
Length: 8
|
|
1504 |
|
|
1505 |
******************************************************************************/
|
|
1506 |
|
|
1507 |
typedef struct
|
|
1508 |
{
|
|
1509 |
INFO_ELE_HDR
|
|
1510 |
uint32 TSFMissedThreshold; /* The number of consecutive beacons that can be */
|
|
1511 |
/* lost before the WiLink raises the */
|
|
1512 |
/* SYNCHRONIZATION_TIMEOUT event.*/
|
|
1513 |
|
|
1514 |
uint32 BSSLossTimeout; /* The delay (in time units) between the time at */
|
|
1515 |
/* which the device issues the SYNCHRONIZATION_TIMEOUT*/
|
|
1516 |
/* event until, if no probe response or beacon is */
|
|
1517 |
/* received a BSS_LOSS event is issued.*/
|
|
1518 |
} AcxConnectionMonitorOptions;
|
|
1519 |
|
|
1520 |
/******************************************************************************
|
|
1521 |
|
|
1522 |
Name: ACX_CONS_TX_FAILURE
|
|
1523 |
Desc: This information element configures the number of frames transmission
|
|
1524 |
failures before issuing the "Max Tx Retry" event. The counter is
|
|
1525 |
incremented only for unicast frames or frames that require Ack
|
|
1526 |
Type: Configuration
|
|
1527 |
Access: Write Only
|
|
1528 |
Length: 1
|
|
1529 |
|
|
1530 |
******************************************************************************/
|
|
1531 |
|
|
1532 |
typedef struct
|
|
1533 |
{
|
|
1534 |
INFO_ELE_HDR
|
|
1535 |
uint8 maxTxRetry; /* the number of frames transmission failures before */
|
|
1536 |
/* issuing the "Max Tx Retry" event*/
|
|
1537 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1538 |
} ACXConsTxFailureTriggerParameters_t;
|
|
1539 |
|
|
1540 |
|
|
1541 |
/******************************************************************************
|
|
1542 |
|
|
1543 |
Name: ACX_BCN_DTIM_OPTIONS
|
|
1544 |
Type: Configuration
|
|
1545 |
Access: Write Only
|
|
1546 |
Length: 5
|
|
1547 |
|
|
1548 |
******************************************************************************/
|
|
1549 |
|
|
1550 |
typedef struct
|
|
1551 |
{
|
|
1552 |
INFO_ELE_HDR
|
|
1553 |
uint16 beaconRxTimeOut;
|
|
1554 |
uint16 broadcastTimeOut;
|
|
1555 |
uint8 rxBroadcastInPS; /* if set, enables receive of broadcast packets */
|
|
1556 |
/* in Power-Save mode.*/
|
|
1557 |
uint8 consecutivePsPollDeliveryFailureThr; /* Consecutive PS Poll Fail before updating the Driver */
|
|
1558 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
1559 |
} ACXBeaconAndBroadcastOptions_t;
|
|
1560 |
|
|
1561 |
|
|
1562 |
/******************************************************************************
|
|
1563 |
|
|
1564 |
Name: ACX_SG_ENABLE
|
|
1565 |
Desc: This command instructs the WiLink to set the Soft Gemini (BT co-existence)
|
|
1566 |
state to either enable/disable or sense mode.
|
|
1567 |
Type: Configuration
|
|
1568 |
Access: Write Only
|
|
1569 |
Length: 1
|
|
1570 |
|
|
1571 |
******************************************************************************/
|
|
1572 |
typedef struct
|
|
1573 |
{
|
|
1574 |
INFO_ELE_HDR
|
|
1575 |
uint8 coexOperationMode; /* 0- Co-ex operation is Disabled
|
|
1576 |
1- Co-ex operation is configured to Protective mode
|
|
1577 |
2- Co-ex operation is configured to Opportunistic mode
|
|
1578 |
|
|
1579 |
Default Value: 0- Co-ex operation is Disabled
|
|
1580 |
*/
|
|
1581 |
|
|
1582 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1583 |
|
|
1584 |
} ACXBluetoothWlanCoEnableStruct;
|
|
1585 |
|
|
1586 |
|
|
1587 |
/* struct TSoftGeminiParams
|
|
1588 |
* brief Soft Gemini Parameters
|
|
1589 |
*
|
|
1590 |
* Description
|
|
1591 |
* Used for Setting/Printing Soft Gemini Parameters
|
|
1592 |
*
|
|
1593 |
*
|
|
1594 |
*/
|
|
1595 |
typedef enum
|
|
1596 |
{
|
|
1597 |
SOFT_GEMINI_BT_PER_THRESHOLD = 0,
|
|
1598 |
SOFT_GEMINI_HV3_MAX_OVERRIDE,
|
|
1599 |
SOFT_GEMINI_BT_NFS_SAMPLE_INTERVAL,
|
|
1600 |
SOFT_GEMINI_BT_LOAD_RATIO,
|
|
1601 |
SOFT_GEMINI_AUTO_PS_MODE,
|
|
1602 |
SOFT_GEMINI_AUTO_SCAN_PROBE_REQ,
|
|
1603 |
SOFT_GEMINI_ACTIVE_SCAN_DURATION_FACTOR_HV3,
|
|
1604 |
SOFT_GEMINI_ANTENNA_CONFIGURATION,
|
|
1605 |
SOFT_GEMINI_BEACON_MISS_PERCENT,
|
|
1606 |
SOFT_GEMINI_RATE_ADAPT_THRESH,
|
|
1607 |
SOFT_GEMINI_RATE_ADAPT_SNR,
|
|
1608 |
SOFT_GEMINI_WLAN_PS_BT_ACL_MASTER_MIN_BR,
|
|
1609 |
SOFT_GEMINI_WLAN_PS_BT_ACL_MASTER_MAX_BR,
|
|
1610 |
SOFT_GEMINI_WLAN_PS_MAX_BT_ACL_MASTER_BR,
|
|
1611 |
SOFT_GEMINI_WLAN_PS_BT_ACL_SLAVE_MIN_BR,
|
|
1612 |
SOFT_GEMINI_WLAN_PS_BT_ACL_SLAVE_MAX_BR,
|
|
1613 |
SOFT_GEMINI_WLAN_PS_MAX_BT_ACL_SLAVE_BR,
|
|
1614 |
SOFT_GEMINI_WLAN_PS_BT_ACL_MASTER_MIN_EDR,
|
|
1615 |
SOFT_GEMINI_WLAN_PS_BT_ACL_MASTER_MAX_EDR,
|
|
1616 |
SOFT_GEMINI_WLAN_PS_MAX_BT_ACL_MASTER_EDR,
|
|
1617 |
SOFT_GEMINI_WLAN_PS_BT_ACL_SLAVE_MIN_EDR,
|
|
1618 |
SOFT_GEMINI_WLAN_PS_BT_ACL_SLAVE_MAX_EDR,
|
|
1619 |
SOFT_GEMINI_WLAN_PS_MAX_BT_ACL_SLAVE_EDR,
|
|
1620 |
SOFT_GEMINI_RXT,
|
|
1621 |
SOFT_GEMINI_TXT,
|
|
1622 |
SOFT_GEMINI_ADAPTIVE_RXT_TXT,
|
|
1623 |
SOFT_GEMINI_PS_POLL_TIMEOUT,
|
|
1624 |
SOFT_GEMINI_UPSD_TIMEOUT,
|
|
1625 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_MASTER_MIN_EDR,
|
|
1626 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_MASTER_MAX_EDR,
|
|
1627 |
SOFT_GEMINI_WLAN_ACTIVE_MAX_BT_ACL_MASTER_EDR,
|
|
1628 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_SLAVE_MIN_EDR,
|
|
1629 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_SLAVE_MAX_EDR,
|
|
1630 |
SOFT_GEMINI_WLAN_ACTIVE_MAX_BT_ACL_SLAVE_EDR,
|
|
1631 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_MIN_BR,
|
|
1632 |
SOFT_GEMINI_WLAN_ACTIVE_BT_ACL_MAX_BR,
|
|
1633 |
SOFT_GEMINI_WLAN_ACTIVE_MAX_BT_ACL_BR,
|
|
1634 |
SOFT_GEMINI_PASSIVE_SCAN_DURATION_FACTOR_HV3,
|
|
1635 |
SOFT_GEMINI_PASSIVE_SCAN_DURATION_FACTOR_A2DP,
|
|
1636 |
SOFT_GEMINI_PASSIVE_SCAN_BT_TIME,
|
|
1637 |
SOFT_GEMINI_PASSIVE_SCAN_WLAN_TIME,
|
|
1638 |
SOFT_GEMINI_HV3_MAX_SERVED,
|
|
1639 |
SOFT_GEMINI_DHCP_TIME,
|
|
1640 |
SOFT_GEMINI_ACTIVE_SCAN_DURATION_FACTOR_A2DP,
|
|
1641 |
SOFT_GEMINI_TEMP_PARAM_1,
|
|
1642 |
SOFT_GEMINI_TEMP_PARAM_2,
|
|
1643 |
SOFT_GEMINI_TEMP_PARAM_3,
|
|
1644 |
SOFT_GEMINI_TEMP_PARAM_4,
|
|
1645 |
SOFT_GEMINI_TEMP_PARAM_5,
|
|
1646 |
SOFT_GEMINI_PARAMS_MAX
|
|
1647 |
} softGeminiParams;
|
|
1648 |
|
|
1649 |
|
|
1650 |
typedef struct
|
|
1651 |
{
|
|
1652 |
uint32 coexParams[SOFT_GEMINI_PARAMS_MAX];
|
|
1653 |
uint8 paramIdx; /* the param index which the FW should update, if it equals to 0xFF - update all */
|
|
1654 |
uint8 padding[3];
|
|
1655 |
} TSoftGeminiParams;
|
|
1656 |
|
|
1657 |
|
|
1658 |
/******************************************************************************
|
|
1659 |
|
|
1660 |
Name: ACX_SG_CFG
|
|
1661 |
Desc: This command instructs the WiLink to set the Soft Gemini (BT co-existence)
|
|
1662 |
parameters to the desired values.
|
|
1663 |
Type: Configuration
|
|
1664 |
Access: Write (Read For GWSI - disable for now)
|
|
1665 |
Length: 1
|
|
1666 |
|
|
1667 |
******************************************************************************/
|
|
1668 |
typedef struct
|
|
1669 |
|
|
1670 |
{
|
|
1671 |
INFO_ELE_HDR
|
|
1672 |
|
|
1673 |
TSoftGeminiParams softGeminiParams;
|
|
1674 |
|
|
1675 |
} ACXBluetoothWlanCoParamsStruct;
|
|
1676 |
|
|
1677 |
/******************************************************************************
|
|
1678 |
|
|
1679 |
Name: ACX_FM_COEX_CFG
|
|
1680 |
Desc: This command instructs the WiLink to set the FM co-existence
|
|
1681 |
parameters to the desired values.
|
|
1682 |
Type: Configuration
|
|
1683 |
Access: Write
|
|
1684 |
Length:
|
|
1685 |
|
|
1686 |
******************************************************************************/
|
|
1687 |
typedef struct
|
|
1688 |
|
|
1689 |
{
|
|
1690 |
INFO_ELE_HDR
|
|
1691 |
|
|
1692 |
uint8 enable; /* enable(1) / disable(0) the FM Coex feature */
|
|
1693 |
|
|
1694 |
uint8 swallowPeriod; /* Swallow period used in COEX PLL swallowing mechanism, range 1-7 */
|
|
1695 |
|
|
1696 |
uint8 nDividerFrefSet1; /* The N divider used in COEX PLL swallowing mechanism for Fref of 38.4/19.2 Mhz.
|
|
1697 |
Range: 0-0xFF, 0xFF = use FW default
|
|
1698 |
*/
|
|
1699 |
|
|
1700 |
uint8 nDividerFrefSet2; /* The N divider used in COEX PLL swallowing mechanism for Fref of 26/52 Mhz.
|
|
1701 |
Range: 0-0xFF, 0xFF = use FW default
|
|
1702 |
*/
|
|
1703 |
|
|
1704 |
uint16 mDividerFrefSet1; /* The M divider used in COEX PLL swallowing mechanism for Fref of 38.4/19.2 Mhz.
|
|
1705 |
Range: 0-0x1FF, 0xFFFF = use FW default
|
|
1706 |
*/
|
|
1707 |
|
|
1708 |
uint16 mDividerFrefSet2; /* The M divider used in COEX PLL swallowing mechanism for Fref of 26/52 Mhz.
|
|
1709 |
Range: 0-0x1FF, 0xFFFF = use FW default
|
|
1710 |
*/
|
|
1711 |
|
|
1712 |
uint32 coexPllStabilizationTime; /* The time duration in uSec required for COEX PLL to stabilize.
|
|
1713 |
0xFFFFFFFF = use FW default
|
|
1714 |
*/
|
|
1715 |
|
|
1716 |
uint16 ldoStabilizationTime; /* The time duration in uSec required for LDO to stabilize.
|
|
1717 |
0xFFFFFFFF = use FW default
|
|
1718 |
*/
|
|
1719 |
|
|
1720 |
uint8 fmDisturbedBandMargin; /* The disturbed frequency band margin around the disturbed
|
|
1721 |
frequency center (single sided).
|
|
1722 |
For example, if 2 is configured, the following channels
|
|
1723 |
will be considered disturbed channel:
|
|
1724 |
80 +- 0.1 MHz, 91 +- 0.1 MHz, 98 +- 0.1 MHz, 102 +- 0.1 MHz
|
|
1725 |
0xFF = use FW default
|
|
1726 |
*/
|
|
1727 |
|
|
1728 |
uint8 swallowClkDif; /* The swallow clock difference of the swallowing mechanism.
|
|
1729 |
0xFF = use FW default
|
|
1730 |
*/
|
|
1731 |
|
|
1732 |
} ACXWlanFmCoexStruct;
|
|
1733 |
|
|
1734 |
|
|
1735 |
|
|
1736 |
/******************************************************************************
|
|
1737 |
|
|
1738 |
Name: ACX_TSF_INFO
|
|
1739 |
Type: Operation
|
|
1740 |
Access: Read Only
|
|
1741 |
Length: 20
|
|
1742 |
|
|
1743 |
******************************************************************************/
|
|
1744 |
typedef struct ACX_fwTSFInformation
|
|
1745 |
{
|
|
1746 |
INFO_ELE_HDR
|
|
1747 |
uint32 CurrentTSFHigh;
|
|
1748 |
uint32 CurrentTSFLow;
|
|
1749 |
uint32 lastTBTTHigh;
|
|
1750 |
uint32 lastTBTTLow;
|
|
1751 |
uint8 LastDTIMCount;
|
|
1752 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1753 |
}ACX_fwTSFInformation_t;
|
|
1754 |
|
|
1755 |
|
|
1756 |
/******************************************************************************
|
|
1757 |
|
|
1758 |
Name: ACX_BET_ENABLE
|
|
1759 |
Desc: Enable or Disable the Beacon Early Termination module. In addition initialized the
|
|
1760 |
Max Dropped beacons parameter
|
|
1761 |
Type: Configuration
|
|
1762 |
Access: Write
|
|
1763 |
Length: 6
|
|
1764 |
Note:
|
|
1765 |
******************************************************************************/
|
|
1766 |
typedef struct
|
|
1767 |
|
|
1768 |
{
|
|
1769 |
INFO_ELE_HDR
|
|
1770 |
uint8 Enable; /* specifies if beacon early termination procedure is enabled or disabled: 0 – disabled, 1 – enabled */
|
|
1771 |
uint8 MaximumConsecutiveET; /* specifies the maximum number of consecutive beacons that may be early terminated. After this number is reached
|
|
1772 |
at least one full beacon must be correctly received in FW before beacon ET resumes. Legal range: 0 – 255 */
|
|
1773 |
uint8 padding[2];
|
|
1774 |
}ACXBet_Enable_t;
|
|
1775 |
|
|
1776 |
|
|
1777 |
/******************************************************************************
|
|
1778 |
|
|
1779 |
Name: DOT11_RX_MSDU_LIFE_TIME
|
|
1780 |
Type: Operation
|
|
1781 |
Access: Write Only
|
|
1782 |
Length: 4
|
|
1783 |
|
|
1784 |
******************************************************************************/
|
|
1785 |
|
|
1786 |
typedef struct
|
|
1787 |
{
|
|
1788 |
INFO_ELE_HDR
|
|
1789 |
uint32 RxMsduLifeTime; /* The maximum amount of time, in TU, that the WiLink */
|
|
1790 |
/* should attempt to collect fragments of an MSDU before */
|
|
1791 |
/* discarding them. */
|
|
1792 |
/* The default value for this field is 512.*/
|
|
1793 |
} dot11RxMsduLifeTime_t;
|
|
1794 |
|
|
1795 |
|
|
1796 |
/******************************************************************************
|
|
1797 |
|
|
1798 |
Name: DOT11_CUR_TX_PWR
|
|
1799 |
Desc: This IE indicates the maximum TxPower in Dbm/10 currently being used to transmit data.
|
|
1800 |
Type: Operation
|
|
1801 |
Access: Write Only
|
|
1802 |
Length: 1
|
|
1803 |
|
|
1804 |
******************************************************************************/
|
|
1805 |
|
|
1806 |
typedef struct
|
|
1807 |
{
|
|
1808 |
INFO_ELE_HDR
|
|
1809 |
uint8 dot11CurrentTxPower; /* the max Power in Dbm/10 to be used to transmit data.*/
|
|
1810 |
uint8 padding[3]; /* alignment to 32bits boundry */
|
|
1811 |
} dot11CurrentTxPowerStruct ;
|
|
1812 |
|
|
1813 |
|
|
1814 |
/******************************************************************************
|
|
1815 |
|
|
1816 |
Name: DOT11_RX_DOT11_MODE
|
|
1817 |
Desc: This IE indicates the current Rx Mode used by DSSS PHY.
|
|
1818 |
Type: Configuration
|
|
1819 |
Access: Write Only
|
|
1820 |
Length: 4
|
|
1821 |
|
|
1822 |
******************************************************************************/
|
|
1823 |
/*
|
|
1824 |
Possible values for Rx DOT11 Mode are the following:
|
|
1825 |
Value Description
|
|
1826 |
===== ===========
|
|
1827 |
3 11g - processing of both a and b packet formats is enabled
|
|
1828 |
2 11b - processing of b packet format is enabled
|
|
1829 |
1 11a - processing of a packet format is enabled
|
|
1830 |
0 undefined
|
|
1831 |
*/
|
|
1832 |
|
|
1833 |
typedef struct
|
|
1834 |
{
|
|
1835 |
INFO_ELE_HDR
|
|
1836 |
uint32 dot11RxDot11Mode; /* refer to above table*/
|
|
1837 |
} dot11RxDot11ModeStruct;
|
|
1838 |
|
|
1839 |
|
|
1840 |
/******************************************************************************
|
|
1841 |
|
|
1842 |
Name: DOT11_RTS_THRESHOLD
|
|
1843 |
Type: Configuration
|
|
1844 |
Access: Write Only
|
|
1845 |
Length: 2
|
|
1846 |
|
|
1847 |
******************************************************************************/
|
|
1848 |
|
|
1849 |
typedef struct
|
|
1850 |
{
|
|
1851 |
INFO_ELE_HDR
|
|
1852 |
uint16 RTSThreshold; /* The number of octets in an MPDU, below which an */
|
|
1853 |
/* RTS/CTS handshake is not performed.*/
|
|
1854 |
|
|
1855 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
1856 |
}dot11RTSThreshold_t;
|
|
1857 |
|
|
1858 |
|
|
1859 |
/******************************************************************************
|
|
1860 |
|
|
1861 |
Name: DOT11_GROUP_ADDRESS_TBL
|
|
1862 |
Desc: The variable lengths of MAC addresses that are define as listening for
|
|
1863 |
multicast. The field Number of groups identifies how many MAC Addresses
|
|
1864 |
are relevant in that information element.
|
|
1865 |
Type: Configuration
|
|
1866 |
Access: Write Only
|
|
1867 |
Length: up to 50 bytes
|
|
1868 |
|
|
1869 |
******************************************************************************/
|
|
1870 |
#define ADDRESS_GROUP_MAX (8)
|
|
1871 |
#define ADDRESS_GROUP_MAX_LEN (6 * ADDRESS_GROUP_MAX)
|
|
1872 |
typedef struct
|
|
1873 |
{
|
|
1874 |
INFO_ELE_HDR
|
|
1875 |
uint8 fltrState; /* 1 - multicast filtering is enabled. */
|
|
1876 |
/* 0 - multicast filtering is disabled.*/
|
|
1877 |
|
|
1878 |
uint8 numOfGroups; /* number of relevant multicast */
|
|
1879 |
/* addresses.*/
|
|
1880 |
|
|
1881 |
uint8 padding[2]; /* alignment to 32bits boundary */
|
|
1882 |
uint8 dataLocation[ADDRESS_GROUP_MAX_LEN]; /* table of MAC addresses.*/
|
|
1883 |
}dot11MulticastGroupAddrStart_t;
|
|
1884 |
|
|
1885 |
/******************************************************************************
|
|
1886 |
|
|
1887 |
ACX_CONFIG_PS_WMM (Patch for Wi-Fi Bug)
|
|
1888 |
|
|
1889 |
******************************************************************************/
|
|
1890 |
|
|
1891 |
typedef struct
|
|
1892 |
{
|
|
1893 |
INFO_ELE_HDR
|
|
1894 |
uint32 ConfigPsOnWmmMode; /* TRUE - Configure PS to work on WMM mode - do not send the NULL/PS_POLL
|
|
1895 |
packets even if TIM is set.
|
|
1896 |
FALSE - Configure PS to work on Non-WMM mode - work according to the
|
|
1897 |
standard. */
|
|
1898 |
} ACXConfigPsWmm_t;
|
|
1899 |
|
|
1900 |
/******************************************************************************
|
|
1901 |
|
|
1902 |
|
|
1903 |
Name: ACX_SET_RX_DATA_FILTER
|
|
1904 |
Desc: This IE configure one filter in the data filter module. can be used
|
|
1905 |
for add / remove / modify filter.
|
|
1906 |
Type: Filtering Configuration
|
|
1907 |
Access: Write Only
|
|
1908 |
Length: 4 + size of the fields of the filter (can vary between filters)
|
|
1909 |
|
|
1910 |
******************************************************************************/
|
|
1911 |
/* data filter action */
|
|
1912 |
|
|
1913 |
#ifdef HOST_COMPILE
|
|
1914 |
|
|
1915 |
#define FILTER_DROP 0 /* Packet will be dropped by the FW and wont be delivered to the driver. */
|
|
1916 |
#define FILTER_SIGNAL 1 /* Packet will be delivered to the driver. */
|
|
1917 |
#define FILTER_FW_HANDLE 2 /* Packet will be handled by the FW and wont be delivered to the driver. */
|
|
1918 |
|
|
1919 |
#else
|
|
1920 |
|
|
1921 |
typedef enum {
|
|
1922 |
FILTER_DROP = 0,
|
|
1923 |
FILTER_SIGNAL ,
|
|
1924 |
FILTER_FW_HANDLE,
|
|
1925 |
FILTER_MAX = 0xFF
|
|
1926 |
}filter_enum;
|
|
1927 |
|
|
1928 |
#endif
|
|
1929 |
|
|
1930 |
#ifdef HOST_COMPILE
|
|
1931 |
typedef uint8 filter_e;
|
|
1932 |
#else
|
|
1933 |
typedef filter_enum filter_e;
|
|
1934 |
#endif
|
|
1935 |
|
|
1936 |
/* data filter command */
|
|
1937 |
#define REMOVE_FILTER 0 /* Remove filter */
|
|
1938 |
#define ADD_FILTER 1 /* Add filter */
|
|
1939 |
|
|
1940 |
/* limitation */
|
|
1941 |
#define MAX_DATA_FILTERS 4
|
|
1942 |
#define MAX_DATA_FILTER_SIZE 90
|
|
1943 |
|
|
1944 |
typedef struct
|
|
1945 |
{
|
|
1946 |
INFO_ELE_HDR
|
|
1947 |
uint8 command; /* 0-remove, 1-add */
|
|
1948 |
uint8 index; /* range 0-MAX_DATA_FILTERS */
|
|
1949 |
filter_e action; /* action: FILTER_DROP, FILTER_SIGNAL, FILTER_FW_HANDLE */
|
|
1950 |
uint8 numOfFields; /* number of field in specific filter */
|
|
1951 |
uint8 FPTable; /* filter fields starts here. variable size. */
|
|
1952 |
} DataFilterConfig_t;
|
|
1953 |
|
|
1954 |
/******************************************************************************
|
|
1955 |
|
|
1956 |
Name: ACX_ENABLE_RX_DATA_FILTER
|
|
1957 |
Desc: This IE disable / enable the data filtering feature. in case the
|
|
1958 |
featue is enabled - default action should be set as well.
|
|
1959 |
Type: Filtering Configuration
|
|
1960 |
Access: Write Only
|
|
1961 |
Length: 2
|
|
1962 |
|
|
1963 |
******************************************************************************/
|
|
1964 |
|
|
1965 |
typedef struct
|
|
1966 |
{
|
|
1967 |
INFO_ELE_HDR
|
|
1968 |
uint8 enable; /* 1 - enable, 0 - disable the data data filtering feature */
|
|
1969 |
filter_e action; /* default action that should be implemented for packets that wont
|
|
1970 |
match any of the filters, or in case no filter is configured */
|
|
1971 |
} DataFilterDefault_t;
|
|
1972 |
|
|
1973 |
|
|
1974 |
/******************************************************************************
|
|
1975 |
|
|
1976 |
Name: ACX_GET_DATA_FILTER_STATISTICS
|
|
1977 |
Desc: get statistics of the data filtering module.
|
|
1978 |
Type: Statistics
|
|
1979 |
Access: Read Only
|
|
1980 |
Length: 20
|
|
1981 |
|
|
1982 |
******************************************************************************/
|
|
1983 |
|
|
1984 |
typedef struct
|
|
1985 |
{
|
|
1986 |
INFO_ELE_HDR
|
|
1987 |
uint32 unmatchedPacketsCount; /* number of packets didn't match any filter (when the feature was enabled). */
|
|
1988 |
uint32 matchedPacketsCount[MAX_DATA_FILTERS]; /* number of packets matching each of the filters */
|
|
1989 |
} ACXDataFilteringStatistics_t;
|
|
1990 |
|
|
1991 |
|
|
1992 |
#ifdef RADIO_SCOPE
|
|
1993 |
/******************************************************************************
|
|
1994 |
|
|
1995 |
******************************************************************************
|
|
1996 |
|
|
1997 |
Name: ACX_RS_ENABLE
|
|
1998 |
Desc: This command instructs the WiLink to set the Radio Scope functionality
|
|
1999 |
state to either enable/disable.
|
|
2000 |
Type: Configuration
|
|
2001 |
Access: Write Only
|
|
2002 |
Length: 1
|
|
2003 |
|
|
2004 |
******************************************************************************/
|
|
2005 |
typedef struct
|
|
2006 |
{
|
|
2007 |
INFO_ELE_HDR
|
|
2008 |
uint8 Enable; /* RadioScope feature will be enabled (1) or disabled(0) */
|
|
2009 |
uint8 padding[3]; /* alignment to 32 bits */
|
|
2010 |
} ACXRadioScopeEnableStruct;
|
|
2011 |
|
|
2012 |
/******************************************************************************
|
|
2013 |
|
|
2014 |
Name: ACX_RS_RX
|
|
2015 |
Desc: This command instructs the WiLink to set the Radio Scope
|
|
2016 |
parameters to the desired values.
|
|
2017 |
Type: Configuration
|
|
2018 |
Access: Read/Write
|
|
2019 |
Length: 1
|
|
2020 |
|
|
2021 |
We have the following available memory area:
|
|
2022 |
|
|
2023 |
Information Element ID - 2 bytes
|
|
2024 |
Information Element Length - 2 bytes
|
|
2025 |
|
|
2026 |
Now the rest is MAX_CMD_PARAMS
|
|
2027 |
but 4 bytes must be subtracted
|
|
2028 |
because of the IE in Buffer.
|
|
2029 |
|
|
2030 |
|
|
2031 |
******************************************************************************/
|
|
2032 |
typedef struct
|
|
2033 |
{
|
|
2034 |
uint16 service;
|
|
2035 |
uint16 length;
|
|
2036 |
uint8 channel;
|
|
2037 |
uint8 band;
|
|
2038 |
uint8 status;
|
|
2039 |
uint8 padding[1]; /*32 bit padding */
|
|
2040 |
}RxPacketStruct;
|
|
2041 |
|
|
2042 |
typedef struct
|
|
2043 |
{
|
|
2044 |
/* We have the following available memory area: */
|
|
2045 |
/* */
|
|
2046 |
/* Information Element ID - 2 bytes */
|
|
2047 |
/* Information Element Length - 2 bytes */
|
|
2048 |
/* Number Of Packets in Buffer - 2 bytes */
|
|
2049 |
/* */
|
|
2050 |
/* Now the rest is MAX_CMD_PARAMS */
|
|
2051 |
/* but 2 bytes must be subtracted */
|
|
2052 |
/* because of the Number Of Packets in Buffer. */
|
|
2053 |
RxPacketStruct packet[(MAX_CMD_PARAMS-2)/sizeof(RxPacketStruct)];
|
|
2054 |
}RxCyclicBufferStruct;
|
|
2055 |
|
|
2056 |
typedef struct
|
|
2057 |
|
|
2058 |
{
|
|
2059 |
INFO_ELE_HDR
|
|
2060 |
/*uint8 padding[MAX_CMD_PARAMS-4]; */
|
|
2061 |
RxCyclicBufferStruct buf;
|
|
2062 |
} ACXRadioScopeRxParamsStruct;
|
|
2063 |
|
|
2064 |
#endif /* RADIO_SCOPE */
|
|
2065 |
/******************************************************************************
|
|
2066 |
Name: ACX_KEEP_ALIVE_MODE
|
|
2067 |
Desc: Set/Get the Keep Alive feature mode.
|
|
2068 |
Type: Configuration
|
|
2069 |
Access: Write
|
|
2070 |
Length: 4 - 1 for the mode + 3 for padding.
|
|
2071 |
|
|
2072 |
******************************************************************************/
|
|
2073 |
|
|
2074 |
typedef struct
|
|
2075 |
{
|
|
2076 |
INFO_ELE_HDR
|
|
2077 |
Bool_e modeEnabled;
|
|
2078 |
uint8 padding [3];
|
|
2079 |
}AcxKeepAliveMode;
|
|
2080 |
|
|
2081 |
|
|
2082 |
/******************************************************************************
|
|
2083 |
|
|
2084 |
Name: ACX_SET_KEEP_ALIVE_CONFIG
|
|
2085 |
Desc: Configure a KLV template parameters.
|
|
2086 |
Type: Configuration
|
|
2087 |
Access: Write Only
|
|
2088 |
Length: 8
|
|
2089 |
|
|
2090 |
******************************************************************************/
|
|
2091 |
|
|
2092 |
typedef enum
|
|
2093 |
{
|
|
2094 |
NO_TX = 0,
|
|
2095 |
PERIOD_ONLY
|
|
2096 |
} KeepAliveTrigger_enum;
|
|
2097 |
|
|
2098 |
#ifdef HOST_COMPILE
|
|
2099 |
typedef uint8 KeepAliveTrigger_e;
|
|
2100 |
#else
|
|
2101 |
typedef KeepAliveTrigger_enum KeepAliveTrigger_e;
|
|
2102 |
#endif
|
|
2103 |
|
|
2104 |
typedef enum
|
|
2105 |
{
|
|
2106 |
KLV_TEMPLATE_INVALID = 0,
|
|
2107 |
KLV_TEMPLATE_VALID,
|
|
2108 |
KLV_TEMPLATE_PENDING /* this option is FW internal only. host can only configure VALID or INVALID*/
|
|
2109 |
} KeepAliveTemplateValidation_enum;
|
|
2110 |
|
|
2111 |
#ifdef HOST_COMPILE
|
|
2112 |
typedef uint8 KeepAliveTemplateValidation_e;
|
|
2113 |
#else
|
|
2114 |
typedef KeepAliveTemplateValidation_enum KeepAliveTemplateValidation_e;
|
|
2115 |
#endif
|
|
2116 |
|
|
2117 |
typedef struct
|
|
2118 |
{
|
|
2119 |
INFO_ELE_HDR
|
|
2120 |
uint32 period; /*at range 1000-3600000 (msec). (To allow better range for debugging)*/
|
|
2121 |
uint8 index;
|
|
2122 |
KeepAliveTemplateValidation_e valid;
|
|
2123 |
KeepAliveTrigger_e trigger;
|
|
2124 |
uint8 padding;
|
|
2125 |
} AcxSetKeepAliveConfig_t;
|
|
2126 |
|
|
2127 |
/*
|
|
2128 |
* BA sessen interface structure
|
|
2129 |
*/
|
|
2130 |
typedef struct
|
|
2131 |
{
|
|
2132 |
INFO_ELE_HDR
|
|
2133 |
uint8 aMacAddress[6]; /* Mac address of: SA as receiver / RA as initiator */
|
|
2134 |
uint8 uTid; /* TID */
|
|
2135 |
uint8 uPolicy; /* Enable / Disable */
|
|
2136 |
uint16 uWinSize; /* windows size in num of packet */
|
|
2137 |
uint16 uInactivityTimeout; /* as initiator inactivity timeout in time units(TU) of 1024us /
|
|
2138 |
as receiver reserved */
|
|
2139 |
} TAxcBaSessionInitiatorResponderPolicy;
|
|
2140 |
|
|
2141 |
/******************************************************************************
|
|
2142 |
|
|
2143 |
Name: ACX_PEER_HT_CAP
|
|
2144 |
Desc: Configure HT capabilities - declare the capabilities of the peer
|
|
2145 |
we are connected to.
|
|
2146 |
Type: Configuration
|
|
2147 |
Access: Write Only
|
|
2148 |
Length:
|
|
2149 |
|
|
2150 |
******************************************************************************/
|
|
2151 |
|
|
2152 |
typedef struct
|
|
2153 |
{
|
|
2154 |
INFO_ELE_HDR
|
|
2155 |
uint32 uHtCapabilites; /*
|
|
2156 |
* bit 0 – Allow HT Operation
|
|
2157 |
* bit 1 - Allow Greenfield format in TX
|
|
2158 |
* bit 2 – Allow Short GI in TX
|
|
2159 |
* bit 3 – Allow L-SIG TXOP Protection in TX
|
|
2160 |
* bit 4 – Allow HT Control fields in TX.
|
|
2161 |
* Note, driver will still leave space for HT control in packets regardless
|
|
2162 |
* of the value of this field. FW will be responsible to drop the HT field
|
|
2163 |
* from any frame when this Bit is set to 0.
|
|
2164 |
* bit 5 - Allow RD initiation in TXOP. FW is allowed to initate RD. Exact policy
|
|
2165 |
* setting for this feature is TBD.
|
|
2166 |
* Note, this bit can only be set to 1 if bit 3 is set to 1.
|
|
2167 |
*/
|
|
2168 |
|
|
2169 |
uint8 aMacAddress[6]; /*
|
|
2170 |
* Indicates to which peer these capabilities are relevant.
|
|
2171 |
* Note, currently this value will be set to FFFFFFFFFFFF to indicate it is
|
|
2172 |
* relevant for all peers since we only support HT in infrastructure mode.
|
|
2173 |
* Later on this field will be relevant to IBSS/DLS operation
|
|
2174 |
*/
|
|
2175 |
|
|
2176 |
uint8 uAmpduMaxLength; /*
|
|
2177 |
* This the maximum a-mpdu length supported by the AP. The FW may not
|
|
2178 |
* exceed this length when sending A-MPDUs
|
|
2179 |
*/
|
|
2180 |
|
|
2181 |
uint8 uAmpduMinSpacing; /* This is the minimal spacing required when sending A-MPDUs to the AP. */
|
|
2182 |
|
|
2183 |
} TAxcHtCapabilitiesIeFwInterface;
|
|
2184 |
|
|
2185 |
/* EHtCapabilitesFwBitMask mapping */
|
|
2186 |
typedef enum
|
|
2187 |
{
|
|
2188 |
FW_CAP_BIT_MASK_HT_OPERATION = BIT_0,
|
|
2189 |
FW_CAP_BIT_MASK_GREENFIELD_FRAME_FORMAT = BIT_1,
|
|
2190 |
FW_CAP_BIT_MASK_SHORT_GI_FOR_20MHZ_PACKETS = BIT_2,
|
|
2191 |
FW_CAP_BIT_MASK_LSIG_TXOP_PROTECTION = BIT_3,
|
|
2192 |
FW_CAP_BIT_MASK_HT_CONTROL_FIELDS = BIT_4,
|
|
2193 |
FW_CAP_BIT_MASK_RD_INITIATION = BIT_5
|
|
2194 |
} EHtCapabilitesFwBitMask;
|
|
2195 |
|
|
2196 |
|
|
2197 |
/******************************************************************************
|
|
2198 |
|
|
2199 |
Name: ACX_HT_BSS_OPERATION
|
|
2200 |
Desc: Configure HT capabilities - AP rules for behavior in the BSS.
|
|
2201 |
Type: Configuration
|
|
2202 |
Access: Write Only
|
|
2203 |
Length:
|
|
2204 |
|
|
2205 |
******************************************************************************/
|
|
2206 |
|
|
2207 |
typedef struct
|
|
2208 |
{
|
|
2209 |
INFO_ELE_HDR
|
|
2210 |
uint8 uRifsMode; /* Values: 0 – RIFS not allowed, 1 – RIFS allowed */
|
|
2211 |
uint8 uHtProtection; /* Values: 0 – 3 like in spec */
|
|
2212 |
uint8 uGfProtection; /* Values: 0 - GF protection not required, 1 – GF protection required */
|
|
2213 |
uint8 uHtTxBurstLimit; /* Values: 0 – TX Burst limit not required, 1 – TX Burst Limit required */
|
|
2214 |
uint8 uDualCtsProtection; /*
|
|
2215 |
* Values: 0 – Dual CTS protection not required, 1 Dual CTS Protection required
|
|
2216 |
* Note: When this value is set to 1 FW will protect all TXOP with RTS
|
|
2217 |
* frame and will not use CTS-to-self regardless of the value of the
|
|
2218 |
* ACX_CTS_PROTECTION information element
|
|
2219 |
*/
|
|
2220 |
uint8 padding[3];
|
|
2221 |
|
|
2222 |
} TAxcHtInformationIeFwInterface;
|
|
2223 |
|
|
2224 |
/******************************************************************************
|
|
2225 |
FwStaticData_t - information stored in command mailbox area after the Init
|
|
2226 |
process is complete
|
|
2227 |
|
|
2228 |
Note: This structure is passed to the host via the mailbox at Init-Complete
|
|
2229 |
without host request!!
|
|
2230 |
The host reads this structure before sending any configuration to the FW.
|
|
2231 |
******************************************************************************/
|
|
2232 |
|
|
2233 |
typedef struct
|
|
2234 |
{
|
|
2235 |
/* dot11StationIDStruct */
|
|
2236 |
uint8 dot11StationID[6]; /* The MAC address for the STA.*/
|
|
2237 |
uint8 padding[2]; /* alignment to 32bits boundry */
|
|
2238 |
/* ACXRevision_t */
|
|
2239 |
char FWVersion[20]; /* The WiLink firmware version, an ASCII string x.x.x.x.x */
|
|
2240 |
/* that uniquely identifies the current firmware. */
|
|
2241 |
/* The left most digit is incremented each time a */
|
|
2242 |
/* significant change is made to the firmware, such as */
|
|
2243 |
/* WLAN new project.*/
|
|
2244 |
/* The second and third digit is incremented when major enhancements*/
|
|
2245 |
/* are added or major fixes are made.*/
|
|
2246 |
/* The fourth digit is incremented for each SP release */
|
|
2247 |
/* and it indicants the costumer private branch */
|
|
2248 |
/* The fifth digit is incremented for each build.*/
|
|
2249 |
|
|
2250 |
uint32 HardWareVersion; /* This 4 byte field specifies the WiLink hardware version. */
|
|
2251 |
/* bits 0 - 15: Reserved.*/
|
|
2252 |
/* bits 16 - 23: Version ID - The WiLink version ID */
|
|
2253 |
/* (1 = first spin, 2 = second spin, and so on).*/
|
|
2254 |
/* bits 24 - 31: Chip ID - The WiLink chip ID. */
|
|
2255 |
uint8 txPowerTable[NUMBER_OF_SUB_BANDS_E][NUM_OF_POWER_LEVEL]; /* Maximun Dbm in Dbm/10 units */
|
|
2256 |
} FwStaticData_t;
|
|
2257 |
|
|
2258 |
/******************************************************************************
|
|
2259 |
|
|
2260 |
|
|
2261 |
|
|
2262 |
ACX_TX_CONFIG_OPT
|
|
2263 |
|
|
2264 |
|
|
2265 |
|
|
2266 |
******************************************************************************/
|
|
2267 |
|
|
2268 |
typedef struct
|
|
2269 |
{
|
|
2270 |
INFO_ELE_HDR
|
|
2271 |
uint16 txCompleteTimeout; /* Max time in msec the FW may delay frame Tx-Complete interrupt */
|
|
2272 |
uint16 txCompleteThreshold; /* Tx-Complete packets number which requires interrupting the host (0 = no buffering) */
|
|
2273 |
} ACXTxConfigOptions_t;
|
|
2274 |
|
|
2275 |
|
|
2276 |
/******************************************************************************
|
|
2277 |
|
|
2278 |
Name: ACX_PWR_CONSUMPTION_STATISTICS
|
|
2279 |
Desc: Retrieve time statistics of the different power states.
|
|
2280 |
Type: Configuration
|
|
2281 |
Access: Read Only
|
|
2282 |
Length: 20
|
|
2283 |
|
|
2284 |
******************************************************************************/
|
|
2285 |
|
|
2286 |
// Power Statistics
|
|
2287 |
typedef struct
|
|
2288 |
{
|
|
2289 |
INFO_ELE_HDR
|
|
2290 |
uint32 awakeTimeCnt_Low;
|
|
2291 |
uint32 awakeTimeCnt_Hi;
|
|
2292 |
uint32 powerDownTimeCnt_Low;
|
|
2293 |
uint32 powerDownTimeCnt_Hi;
|
|
2294 |
uint32 elpTimeCnt_Low;
|
|
2295 |
uint32 elpTimeCnt_Hi;
|
|
2296 |
uint32 ListenMode11BTimeCnt_Low;
|
|
2297 |
uint32 ListenMode11BTimeCnt_Hi;
|
|
2298 |
uint32 ListenModeOFDMTimeCnt_Low;
|
|
2299 |
uint32 ListenModeOFDMTimeCnt_Hi;
|
|
2300 |
}ACXPowerConsumptionTimeStat_t;
|
|
2301 |
|
|
2302 |
|
|
2303 |
/******************************************************************************
|
|
2304 |
Name: ACX_BURST_MODE
|
|
2305 |
Desc: enable/disable burst mode in case TxOp limit != 0.
|
|
2306 |
Type: Configuration
|
|
2307 |
Access: Write
|
|
2308 |
Length: 1 - 2 for the mode + 3 for padding.
|
|
2309 |
|
|
2310 |
******************************************************************************/
|
|
2311 |
|
|
2312 |
typedef struct
|
|
2313 |
{
|
|
2314 |
INFO_ELE_HDR
|
|
2315 |
Bool_e enable;
|
|
2316 |
uint8 padding [3];
|
|
2317 |
}AcxBurstMode;
|
|
2318 |
|
|
2319 |
|
|
2320 |
/******************************************************************************
|
|
2321 |
Name: ACX_SET_RATE_MAMAGEMENT_PARAMS
|
|
2322 |
Desc: configure one of the configurable parameters in rate management module.
|
|
2323 |
Type: Configuration
|
|
2324 |
Access: Write
|
|
2325 |
Length: 8 bytes
|
|
2326 |
|
|
2327 |
******************************************************************************/
|
|
2328 |
typedef enum
|
|
2329 |
{
|
|
2330 |
RATE_MGMT_RETRY_SCORE_PARAM,
|
|
2331 |
RATE_MGMT_PER_ADD_PARAM,
|
|
2332 |
RATE_MGMT_PER_TH1_PARAM,
|
|
2333 |
RATE_MGMT_PER_TH2_PARAM,
|
|
2334 |
RATE_MGMT_MAX_PER_PARAM,
|
|
2335 |
RATE_MGMT_INVERSE_CURIOSITY_FACTOR_PARAM,
|
|
2336 |
RATE_MGMT_TX_FAIL_LOW_TH_PARAM,
|
|
2337 |
RATE_MGMT_TX_FAIL_HIGH_TH_PARAM,
|
|
2338 |
RATE_MGMT_PER_ALPHA_SHIFT_PARAM,
|
|
2339 |
RATE_MGMT_PER_ADD_SHIFT_PARAM,
|
|
2340 |
RATE_MGMT_PER_BETA1_SHIFT_PARAM,
|
|
2341 |
RATE_MGMT_PER_BETA2_SHIFT_PARAM,
|
|
2342 |
RATE_MGMT_RATE_CHECK_UP_PARAM,
|
|
2343 |
RATE_MGMT_RATE_CHECK_DOWN_PARAM,
|
|
2344 |
RATE_MGMT_RATE_RETRY_POLICY_PARAM,
|
|
2345 |
RATE_MGMT_PER_WEIGHT_SHIFT_PARAM,
|
|
2346 |
RATE_MGMT_TP_WEIGHT_SHIFT_PARAM,
|
|
2347 |
RATE_MGMT_ALL_PARAMS = 0xff
|
|
2348 |
} rateAdaptParam_enum;
|
|
2349 |
|
|
2350 |
#ifdef HOST_COMPILE
|
|
2351 |
typedef uint8 rateAdaptParam_e;
|
|
2352 |
#else
|
|
2353 |
typedef rateAdaptParam_enum rateAdaptParam_e;
|
|
2354 |
#endif
|
|
2355 |
|
|
2356 |
#define RATE_MGMT_NUM_OF_UC (2)
|
|
2357 |
#define RATE_MGMT_NUM_OF_RATES (13)
|
|
2358 |
|
|
2359 |
/* OLD STRUCTURE - OBSOLETE but kept for backwards compatibility with M3 compliant hosts */
|
|
2360 |
typedef struct
|
|
2361 |
{
|
|
2362 |
INFO_ELE_HDR
|
|
2363 |
rateAdaptParam_e paramIndex;
|
|
2364 |
uint16 RateRetryScore;
|
|
2365 |
uint16 PerAdd;
|
|
2366 |
uint16 PerTh1;
|
|
2367 |
uint16 PerTh2;
|
|
2368 |
uint16 MaxPer;
|
|
2369 |
uint8 InverseCuriosityFactor;
|
|
2370 |
uint8 TxFailLowTh;
|
|
2371 |
uint8 TxFailHighTh;
|
|
2372 |
uint8 PerAlphaShift;
|
|
2373 |
uint8 PerAddShift;
|
|
2374 |
uint8 PerBeta1Shift;
|
|
2375 |
uint8 PerBeta2Shift;
|
|
2376 |
uint8 RateCheckUp;
|
|
2377 |
uint8 RateCheckDown;
|
|
2378 |
uint8 RateRetryPolicy[RATE_MGMT_NUM_OF_RATES];
|
|
2379 |
}AcxRateMangeParams;
|
|
2380 |
|
|
2381 |
/* NEW STRUCTURE */
|
|
2382 |
typedef struct
|
|
2383 |
{
|
|
2384 |
INFO_ELE_HDR
|
|
2385 |
rateAdaptParam_e paramIndex;
|
|
2386 |
uint16 RateRetryScore;
|
|
2387 |
uint16 PerAdd;
|
|
2388 |
uint16 PerTh1;
|
|
2389 |
uint16 PerTh2;
|
|
2390 |
uint16 MaxPer;
|
|
2391 |
uint8 InverseCuriosityFactor[RATE_MGMT_NUM_OF_UC];
|
|
2392 |
uint8 TxFailLowTh;
|
|
2393 |
uint8 TxFailHighTh;
|
|
2394 |
uint8 PerAlphaShift;
|
|
2395 |
uint8 PerAddShift;
|
|
2396 |
uint8 PerBeta1Shift;
|
|
2397 |
uint8 PerBeta2Shift;
|
|
2398 |
uint8 RateCheckUp;
|
|
2399 |
uint8 RateCheckDown;
|
|
2400 |
uint8 RateRetryPolicy[RATE_MGMT_NUM_OF_RATES];
|
|
2401 |
uint8 PerWeightShift[RATE_MGMT_NUM_OF_UC]; // 2 weights, 1 per UC
|
|
2402 |
uint8 TpWeightShift[RATE_MGMT_NUM_OF_UC]; // 2 weights, 1 per UC
|
|
2403 |
}AcxRateAdaptParams;
|
|
2404 |
|
|
2405 |
/******************************************************************************
|
|
2406 |
Name: ACX_GET_RATE_MAMAGEMENT_PARAMS
|
|
2407 |
Desc: read the configurable parameters of rate management module.
|
|
2408 |
Type:
|
|
2409 |
Access: read
|
|
2410 |
Length: 8 bytes
|
|
2411 |
|
|
2412 |
******************************************************************************/
|
|
2413 |
typedef struct
|
|
2414 |
{
|
|
2415 |
INFO_ELE_HDR
|
|
2416 |
int32 SNRCorrectionHighLimit;
|
|
2417 |
int32 SNRCorrectionLowLimit;
|
|
2418 |
int32 PERErrorTH;
|
|
2419 |
int32 attemptEvaluateTH;
|
|
2420 |
int32 goodAttemptTH;
|
|
2421 |
int32 curveCorrectionStep;
|
|
2422 |
}AcxRateMangeReadParams;
|
|
2423 |
|
|
2424 |
|
|
2425 |
|
|
2426 |
/******************************************************************************
|
|
2427 |
|
|
2428 |
Name: ACX_SET_SMART_REFLEX_STATE
|
|
2429 |
Desc: Configure smart reflex state (enable/disable).
|
|
2430 |
Type: Configuration
|
|
2431 |
Access: Write Only
|
|
2432 |
Length:
|
|
2433 |
|
|
2434 |
******************************************************************************/
|
|
2435 |
|
|
2436 |
typedef struct
|
|
2437 |
{
|
|
2438 |
INFO_ELE_HDR
|
|
2439 |
Bool_e enable;
|
|
2440 |
uint8 padding [3];
|
|
2441 |
}ACXSmartReflexState_t;
|
|
2442 |
|
|
2443 |
|
|
2444 |
/******************************************************************************
|
|
2445 |
|
|
2446 |
Name: ACX_SET_SMART_REFLEX_DEBUG
|
|
2447 |
Desc: Configure smart reflex mechanism parameters - for debug mode.
|
|
2448 |
Type: Configuration
|
|
2449 |
Access: Write Only
|
|
2450 |
Length:
|
|
2451 |
|
|
2452 |
******************************************************************************/
|
|
2453 |
typedef struct
|
|
2454 |
{
|
|
2455 |
uint8 len; //maximum length is 14
|
|
2456 |
int8 upperLimit;
|
|
2457 |
int8 values[14]; //this is the maximum length (in rows) of the error table
|
|
2458 |
}SmartReflexErrTable_t;
|
|
2459 |
|
|
2460 |
typedef struct
|
|
2461 |
{
|
|
2462 |
INFO_ELE_HDR
|
|
2463 |
SmartReflexErrTable_t errorTable;
|
|
2464 |
uint16 senN_P;
|
|
2465 |
uint16 senNRN;
|
|
2466 |
uint16 senPRN;
|
|
2467 |
uint16 senN_P_Gain;
|
|
2468 |
}ACXSmartReflexDebugParams_t;
|
|
2469 |
|
|
2470 |
|
|
2471 |
/******************************************************************************
|
|
2472 |
|
|
2473 |
Name: ACX_SET_SMART_REFLEX_PARAMS
|
|
2474 |
Desc: Configure smart reflex mechanism tables - 1 for each FAB.
|
|
2475 |
The FW will choose the correct FAB, according to what is burned in the Efuse.
|
|
2476 |
Type: Configuration
|
|
2477 |
Access: Write Only
|
|
2478 |
Length:
|
|
2479 |
|
|
2480 |
******************************************************************************/
|
|
2481 |
|
|
2482 |
typedef struct
|
|
2483 |
{
|
|
2484 |
INFO_ELE_HDR
|
|
2485 |
SmartReflexErrTable_t errorTable[3];
|
|
2486 |
}ACXSmartReflexConfigParams_t;
|
|
2487 |
|
|
2488 |
/******************************************************************************
|
|
2489 |
|
|
2490 |
Name: ACX_SET_DCO_ITRIM_PARAMS
|
|
2491 |
Desc: Configure DCO Itrim operational parameters:
|
|
2492 |
1. Enable/disable of the entire feature.
|
|
2493 |
2. Moderation timeout (usec) - how much time to wait from last TX
|
|
2494 |
until DCO Itrim can be set low.
|
|
2495 |
Type: Configuration
|
|
2496 |
Access: Write Only
|
|
2497 |
Length:
|
|
2498 |
|
|
2499 |
******************************************************************************/
|
|
2500 |
|
|
2501 |
typedef struct
|
|
2502 |
{
|
|
2503 |
INFO_ELE_HDR
|
|
2504 |
|
|
2505 |
Bool_e enable ;
|
|
2506 |
uint32 moderation_timeout_usec ;
|
|
2507 |
|
|
2508 |
}ACXDCOItrimParams_t ;
|
|
2509 |
|
|
2510 |
|
|
2511 |
|
|
2512 |
#endif /* PUBLIC_INFOELE_H */
|
|
2513 |
|