/*
* sdiodrv.h
*
* Copyright(c) 1998 - 2010 Texas Instruments. All rights reserved.
* All rights reserved.
*
* This program and the accompanying materials are made available under the
* terms of the Eclipse Public License v1.0 or BSD License which accompanies
* this distribution. The Eclipse Public License is available at
* http://www.eclipse.org/legal/epl-v10.html and the BSD License is as below.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* * Neither the name Texas Instruments nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __OMAP2430_SDIODRV_API_H
#define __OMAP2430_SDIODRV_API_H
/* Card Common Control Registers (CCCR) */
#define CCCR_SDIO_REVISION 0x00
#define CCCR_SD_SPECIFICATION_REVISION 0x01
#define CCCR_IO_ENABLE 0x02
#define CCCR_IO_READY 0x03
#define CCCR_INT_ENABLE 0x04
#define CCCR_INT_PENDING 0x05
#define CCCR_IO_ABORT 0x06
#define CCCR_BUS_INTERFACE_CONTOROL 0x07
#define CCCR_CARD_CAPABILITY 0x08
#define CCCR_COMMON_CIS_POINTER 0x09 /*0x09-0x0B*/
#define CCCR_BUS_SUSPEND 0x0c
#define CCCR_FUNCTION_SELECT 0x0d
#define CCCR_EXEC_FLAGS 0x0e
#define CCCR_READY_FLAGS 0x0f
#define CCCR_FNO_BLOCK_SIZE 0x10 /*0x10-0x11*/
/* Pprotocol defined constants */
#define SD_IO_GO_IDLE_STATE 0
#define SD_IO_SEND_RELATIVE_ADDR 3
#define SDIO_CMD5 5
#define SD_IO_SELECT_CARD 7
#define SDIO_CMD52 52
#define SDIO_CMD53 53
#define SD_IO_SEND_OP_COND SDIO_CMD5
#define SD_IO_RW_DIRECT SDIO_CMD52
#define SD_IO_RW_EXTENDED SDIO_CMD53
#define SDIO_SHIFT(v,n) (v<<n)
#define SDIO_RWFLAG(v) (SDIO_SHIFT(v,31))
#define SDIO_FUNCN(v) (SDIO_SHIFT(v,28))
#define SDIO_RAWFLAG(v) (SDIO_SHIFT(v,27))
#define SDIO_BLKM(v) (SDIO_SHIFT(v,27))
#define SDIO_OPCODE(v) (SDIO_SHIFT(v,26))
#define SDIO_ADDRREG(v) (SDIO_SHIFT(v,9))
#define VDD_VOLTAGE_WINDOW 0xffffc0
#define MMC_RSP_NONE (0 << 0)
#define MMC_RSP_SHORT (1 << 0)
#define MMC_RSP_LONG (2 << 0)
#define MMC_RSP_MASK (3 << 0)
#define MMC_RSP_CRC (1 << 3)
#define MMC_RSP_BUSY (1 << 4)
#define MMC_RSP_R1 (MMC_RSP_SHORT|MMC_RSP_CRC)
#define MMC_RSP_R1B (MMC_RSP_SHORT|MMC_RSP_CRC|MMC_RSP_BUSY)
#define MMC_RSP_R2 (MMC_RSP_LONG|MMC_RSP_CRC)
#define MMC_RSP_R3 (MMC_RSP_SHORT)
/* HSMMC controller bit definitions
* */
#define OMAP_HSMMC_CMD_NO_RESPONSE 0 << 0
#define OMAP_HSMMC_CMD_LONG_RESPONSE 1 << 0
#define OMAP_HSMMC_CMD_SHORT_RESPONSE 2 << 0
#define MMC_RSP_R4 OMAP_HSMMC_CMD_SHORT_RESPONSE
#define MMC_RSP_R5 OMAP_HSMMC_CMD_SHORT_RESPONSE
#define MMC_RSP_R6 OMAP_HSMMC_CMD_SHORT_RESPONSE
#define MMC_ERR_NONE 0
#define MMC_ERR_TIMEOUT 1
#define MMC_ERR_BADCRC 2
#define MMC_ERR_FIFO 3
#define MMC_ERR_FAILED 4
#define MMC_ERR_INVALID 5
/********************************************************************/
/* SDIO driver functions prototypes */
/********************************************************************/
//int sdioDrv_CheckHw ();
int sdioDrv_ConnectBus (void *fCbFunc, void *hCbArg, unsigned int uBlkSizeShift,unsigned int uSdioThreadPriority);
//int sdioDrv_ConnectBus (void *fCbFunc, void *hCbArg, unsigned int uBlkSizeShift);
int sdioDrv_DisconnectBus (void);
int sdioDrv_ExecuteCmd (unsigned int uCmd,
unsigned int uArg,
unsigned int uRespType,
void * pResponse,
unsigned int uLen);
int sdioDrv_ReadSync (unsigned int uFunc,
unsigned int uHwAddr,
void * pData,
unsigned int uLen,
unsigned int bFixedAddr,
unsigned int bMore);
int sdioDrv_ReadAsync (unsigned int uFunc,
unsigned int uHwAddr,
void * pData,
unsigned int uLen,
unsigned int bBlkMode,
unsigned int bFixedAddr,
unsigned int bMore);
int sdioDrv_WriteSync (unsigned int uFunc,
unsigned int uHwAddr,
void * pData,
unsigned int uLen,
unsigned int bFixedAddr,
unsigned int bMore);
int sdioDrv_WriteAsync (unsigned int uFunc,
unsigned int uHwAddr,
void * pData,
unsigned int uLen,
unsigned int bBlkMode,
unsigned int bFixedAddr,
unsigned int bMore);
int sdioDrv_ReadSyncBytes (unsigned int uFunc,
unsigned int uHwAddr,
unsigned char *pData,
unsigned int uLen,
unsigned int bMore);
int sdioDrv_WriteSyncBytes (unsigned int uFunc,
unsigned int uHwAddr,
unsigned char *pData,
unsigned int uLen,
unsigned int bMore);
#endif/* _OMAP2430_SDIODRV_H */