gst_plugins_base/gst/audioresample/fixed_arm4.h
branchRCL_3
changeset 30 7e817e7e631c
parent 29 567bb019e3e3
equal deleted inserted replaced
29:567bb019e3e3 30:7e817e7e631c
     1 /* Copyright (C) 2004 Jean-Marc Valin */
       
     2 /**
       
     3    @file fixed_arm4.h
       
     4    @brief ARM4 fixed-point operations
       
     5 */
       
     6 /*
       
     7    Redistribution and use in source and binary forms, with or without
       
     8    modification, are permitted provided that the following conditions
       
     9    are met:
       
    10    
       
    11    - Redistributions of source code must retain the above copyright
       
    12    notice, this list of conditions and the following disclaimer.
       
    13    
       
    14    - Redistributions in binary form must reproduce the above copyright
       
    15    notice, this list of conditions and the following disclaimer in the
       
    16    documentation and/or other materials provided with the distribution.
       
    17    
       
    18    - Neither the name of the Xiph.org Foundation nor the names of its
       
    19    contributors may be used to endorse or promote products derived from
       
    20    this software without specific prior written permission.
       
    21    
       
    22    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
       
    23    ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
       
    24    LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
       
    25    A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR
       
    26    CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
       
    27    EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
       
    28    PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
       
    29    PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
       
    30    LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
       
    31    NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
       
    32    SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
       
    33 */
       
    34 
       
    35 #ifndef FIXED_ARM4_H
       
    36 #define FIXED_ARM4_H
       
    37 
       
    38 #undef MULT16_32_Q14
       
    39 static inline spx_word32_t
       
    40 MULT16_32_Q14 (spx_word16_t x, spx_word32_t y)
       
    41 {
       
    42   int res;
       
    43   int dummy;
       
    44 asm ("smull  %0,%1,%2,%3 \n\t" "mov %0, %0, lsr #14 \n\t" "add %0, %0, %1, lsl #18 \n\t":"=&r" (res),
       
    45       "=&r"
       
    46       (dummy)
       
    47 :    "r" (y), "r" ((int) x));
       
    48   return (res);
       
    49 }
       
    50 
       
    51 #undef MULT16_32_Q15
       
    52 static inline spx_word32_t
       
    53 MULT16_32_Q15 (spx_word16_t x, spx_word32_t y)
       
    54 {
       
    55   int res;
       
    56   int dummy;
       
    57 asm ("smull  %0,%1,%2,%3 \n\t" "mov %0, %0, lsr #15 \n\t" "add %0, %0, %1, lsl #17 \n\t":"=&r" (res),
       
    58       "=&r"
       
    59       (dummy)
       
    60 :    "r" (y), "r" ((int) x));
       
    61   return (res);
       
    62 }
       
    63 
       
    64 #undef DIV32_16
       
    65 static inline short
       
    66 DIV32_16 (int a, int b)
       
    67 {
       
    68   int res = 0;
       
    69   int dead1, dead2, dead3, dead4, dead5;
       
    70   __asm__ __volatile__ ("\teor %5, %0, %1\n"
       
    71       "\tmovs %4, %0\n"
       
    72       "\trsbmi %0, %0, #0 \n"
       
    73       "\tmovs %4, %1\n"
       
    74       "\trsbmi %1, %1, #0 \n"
       
    75       "\tmov %4, #1\n"
       
    76       "\tsubs %3, %0, %1, asl #14 \n"
       
    77       "\tmovpl %0, %3 \n"
       
    78       "\torrpl %2, %2, %4, asl #14 \n"
       
    79       "\tsubs %3, %0, %1, asl #13 \n"
       
    80       "\tmovpl %0, %3 \n"
       
    81       "\torrpl %2, %2, %4, asl #13 \n"
       
    82       "\tsubs %3, %0, %1, asl #12 \n"
       
    83       "\tmovpl %0, %3 \n"
       
    84       "\torrpl %2, %2, %4, asl #12 \n"
       
    85       "\tsubs %3, %0, %1, asl #11 \n"
       
    86       "\tmovpl %0, %3 \n"
       
    87       "\torrpl %2, %2, %4, asl #11 \n"
       
    88       "\tsubs %3, %0, %1, asl #10 \n"
       
    89       "\tmovpl %0, %3 \n"
       
    90       "\torrpl %2, %2, %4, asl #10 \n"
       
    91       "\tsubs %3, %0, %1, asl #9 \n"
       
    92       "\tmovpl %0, %3 \n"
       
    93       "\torrpl %2, %2, %4, asl #9 \n"
       
    94       "\tsubs %3, %0, %1, asl #8 \n"
       
    95       "\tmovpl %0, %3 \n"
       
    96       "\torrpl %2, %2, %4, asl #8 \n"
       
    97       "\tsubs %3, %0, %1, asl #7 \n"
       
    98       "\tmovpl %0, %3 \n"
       
    99       "\torrpl %2, %2, %4, asl #7 \n"
       
   100       "\tsubs %3, %0, %1, asl #6 \n"
       
   101       "\tmovpl %0, %3 \n"
       
   102       "\torrpl %2, %2, %4, asl #6 \n"
       
   103       "\tsubs %3, %0, %1, asl #5 \n"
       
   104       "\tmovpl %0, %3 \n"
       
   105       "\torrpl %2, %2, %4, asl #5 \n"
       
   106       "\tsubs %3, %0, %1, asl #4 \n"
       
   107       "\tmovpl %0, %3 \n"
       
   108       "\torrpl %2, %2, %4, asl #4 \n"
       
   109       "\tsubs %3, %0, %1, asl #3 \n"
       
   110       "\tmovpl %0, %3 \n"
       
   111       "\torrpl %2, %2, %4, asl #3 \n"
       
   112       "\tsubs %3, %0, %1, asl #2 \n"
       
   113       "\tmovpl %0, %3 \n"
       
   114       "\torrpl %2, %2, %4, asl #2 \n"
       
   115       "\tsubs %3, %0, %1, asl #1 \n"
       
   116       "\tmovpl %0, %3 \n"
       
   117       "\torrpl %2, %2, %4, asl #1 \n"
       
   118       "\tsubs %3, %0, %1 \n"
       
   119       "\tmovpl %0, %3 \n"
       
   120       "\torrpl %2, %2, %4 \n"
       
   121       "\tmovs %5, %5, lsr #31 \n"
       
   122       "\trsbne %2, %2, #0 \n":"=r" (dead1), "=r" (dead2), "=r" (res),
       
   123       "=r" (dead3), "=r" (dead4), "=r" (dead5)
       
   124       :"0" (a), "1" (b), "2" (res)
       
   125       :"cc");
       
   126   return res;
       
   127 }
       
   128 
       
   129 
       
   130 #endif