author | William Roberts <williamr@symbian.org> |
Fri, 23 Jul 2010 10:28:58 +0100 | |
changeset 224 | da1922ac85fb |
parent 201 | 43365a9b78a3 |
permissions | -rw-r--r-- |
0 | 1 |
// Copyright (c) 2006-2009 Nokia Corporation and/or its subsidiary(-ies). |
2 |
// All rights reserved. |
|
3 |
// This component and the accompanying materials are made available |
|
4 |
// under the terms of the License "Eclipse Public License v1.0" |
|
5 |
// which accompanies this distribution, and is available |
|
6 |
// at the URL "http://www.eclipse.org/legal/epl-v10.html". |
|
7 |
// |
|
8 |
// Initial Contributors: |
|
9 |
// Nokia Corporation - initial contribution. |
|
10 |
// |
|
11 |
// Contributors: |
|
12 |
// |
|
13 |
// Description: |
|
14 |
// e32\nkernsmp\x86\ncutils.cpp |
|
15 |
// |
|
16 |
// |
|
17 |
||
18 |
#include <x86.h> |
|
19 |
||
20 |
//#define __DBG_MON_FAULT__ |
|
21 |
//#define __RAM_LOADED_CODE__ |
|
22 |
//#define __EARLY_DEBUG__ |
|
23 |
void InitFpu(); |
|
24 |
||
25 |
||
26 |
TUint32 NKern::IdleGenerationCount() |
|
27 |
{ |
|
28 |
return TheScheduler.iIdleGenerationCount; |
|
29 |
} |
|
30 |
||
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
31 |
void NKern::DoIdle() |
0 | 32 |
{ |
33 |
TScheduler& s = TheScheduler; |
|
34 |
TSubScheduler& ss = SubScheduler(); // OK since idle thread is locked to CPU |
|
35 |
TUint32 m = ss.iCpuMask; |
|
36 |
||
37 |
s.iIdleSpinLock.LockIrq(); // don't allow any more idle DFCs for now |
|
38 |
TUint32 orig_cpus_not_idle = __e32_atomic_and_ord32(&s.iCpusNotIdle, ~m); |
|
39 |
if (orig_cpus_not_idle == m) |
|
40 |
{ |
|
41 |
// all CPUs idle |
|
42 |
if (!s.iIdleDfcs.IsEmpty()) |
|
43 |
{ |
|
44 |
__e32_atomic_ior_ord32(&s.iCpusNotIdle, m); // we aren't idle after all |
|
45 |
s.iIdleGeneration ^= 1; |
|
46 |
++s.iIdleGenerationCount; |
|
47 |
s.iIdleSpillCpu = (TUint8)ss.iCpuNum; |
|
48 |
ss.iDfcs.MoveFrom(&s.iIdleDfcs); |
|
49 |
ss.iDfcPendingFlag = 1; |
|
50 |
s.iIdleSpinLock.UnlockIrq(); |
|
51 |
NKern::Lock(); |
|
52 |
NKern::Unlock(); // process idle DFCs here |
|
53 |
return; |
|
54 |
} |
|
55 |
} |
|
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
56 |
if (ss.iCurrentThread->iSavedSP) |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
57 |
{ |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
58 |
// rescheduled between entry to NKern::Idle() and here |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
59 |
// go round again to see if any more threads to pull from other CPUs |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
60 |
__e32_atomic_ior_ord32(&s.iCpusNotIdle, m); // we aren't idle after all |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
61 |
s.iIdleSpinLock.UnlockIrq(); |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
62 |
return; |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
63 |
} |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
64 |
|
0 | 65 |
s.iIdleSpinLock.UnlockOnly(); // leave interrupts disabled |
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
66 |
|
0 | 67 |
NKIdle(0); |
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
68 |
|
0 | 69 |
} |
70 |
||
71 |
TUint32 ContextId() |
|
72 |
{ |
|
73 |
switch(NKern::CurrentContext()) |
|
74 |
{ |
|
75 |
case NKern::EThread: |
|
76 |
return (TUint32)NKern::CurrentThread(); |
|
77 |
case NKern::EIDFC: |
|
78 |
return 3; |
|
79 |
case NKern::EInterrupt: |
|
80 |
return 2; |
|
81 |
default: |
|
82 |
return 0; |
|
83 |
} |
|
84 |
} |
|
85 |
||
86 |
EXPORT_C TBool BTrace::Out(TUint32 a0, TUint32 a1, TUint32 a2, TUint32 a3) |
|
87 |
{ |
|
88 |
SBTraceData& traceData = BTraceData; |
|
89 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
90 |
return FALSE; |
|
91 |
||
92 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
93 |
__ACQUIRE_BTRACE_LOCK(); |
|
94 |
TBool r = traceData.iHandler(a0,0,0,a1,a2,a3,0,pc); |
|
95 |
__RELEASE_BTRACE_LOCK(); |
|
96 |
return r; |
|
97 |
} |
|
98 |
||
99 |
EXPORT_C TBool BTrace::OutX(TUint32 a0, TUint32 a1, TUint32 a2, TUint32 a3) |
|
100 |
{ |
|
101 |
SBTraceData& traceData = BTraceData; |
|
102 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
103 |
return FALSE; |
|
104 |
||
105 |
TUint32 context = ContextId(); |
|
106 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
107 |
__ACQUIRE_BTRACE_LOCK(); |
|
108 |
TBool r = traceData.iHandler(a0,0,context,a1,a2,a3,0,pc); |
|
109 |
__RELEASE_BTRACE_LOCK(); |
|
110 |
return r; |
|
111 |
} |
|
112 |
||
113 |
EXPORT_C TBool BTrace::OutN(TUint32 a0, TUint32 a1, TUint32 a2, const TAny* aData, TInt aDataSize) |
|
114 |
{ |
|
115 |
SBTraceData& traceData = BTraceData; |
|
116 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
117 |
return FALSE; |
|
118 |
||
119 |
if(TUint(aDataSize)>KMaxBTraceDataArray) |
|
120 |
{ |
|
121 |
aDataSize = KMaxBTraceDataArray; |
|
122 |
a0 |= BTrace::ERecordTruncated<<(BTrace::EFlagsIndex*8); |
|
123 |
} |
|
124 |
a0 += aDataSize<<(BTrace::ESizeIndex*8); |
|
125 |
||
126 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
127 |
TBool r; |
|
128 |
__ACQUIRE_BTRACE_LOCK(); |
|
129 |
if (!aDataSize) |
|
130 |
r = traceData.iHandler(a0,0,0,a1,a2,0,0,pc); |
|
131 |
else if (aDataSize<=4) |
|
132 |
r = traceData.iHandler(a0,0,0,a1,a2,*(TUint32*)aData,0,pc); |
|
133 |
else |
|
134 |
r = traceData.iHandler(a0,0,0,a1,a2,(TUint32)aData,0,pc); |
|
135 |
__RELEASE_BTRACE_LOCK(); |
|
136 |
return r; |
|
137 |
} |
|
138 |
||
139 |
EXPORT_C TBool BTrace::OutNX(TUint32 a0, TUint32 a1, TUint32 a2, const TAny* aData, TInt aDataSize) |
|
140 |
{ |
|
141 |
SBTraceData& traceData = BTraceData; |
|
142 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
143 |
return FALSE; |
|
144 |
||
145 |
if(TUint(aDataSize)>KMaxBTraceDataArray) |
|
146 |
{ |
|
147 |
aDataSize = KMaxBTraceDataArray; |
|
148 |
a0 |= BTrace::ERecordTruncated<<(BTrace::EFlagsIndex*8); |
|
149 |
} |
|
150 |
a0 += aDataSize<<(BTrace::ESizeIndex*8); |
|
151 |
||
152 |
TUint32 context = ContextId(); |
|
153 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
154 |
TBool r; |
|
155 |
__ACQUIRE_BTRACE_LOCK(); |
|
156 |
if(!aDataSize) |
|
157 |
r = traceData.iHandler(a0,0,context,a1,a2,0,0,pc); |
|
158 |
else if(aDataSize<=4) |
|
159 |
r = traceData.iHandler(a0,0,context,a1,a2,*(TUint32*)aData,0,pc); |
|
160 |
else |
|
161 |
r = traceData.iHandler(a0,0,context,a1,a2,(TUint32)aData,0,pc); |
|
162 |
__RELEASE_BTRACE_LOCK(); |
|
163 |
return r; |
|
164 |
} |
|
165 |
||
166 |
EXPORT_C TBool BTrace::OutBig(TUint32 a0, TUint32 a1, const TAny* aData, TInt aDataSize) |
|
167 |
{ |
|
168 |
TUint32 context = ContextId(); |
|
169 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
170 |
SBTraceData& traceData = BTraceData; |
|
171 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
172 |
return FALSE; |
|
173 |
TBool r = DoOutBig(a0,a1,aData,aDataSize,context,pc); |
|
174 |
return r; |
|
175 |
} |
|
176 |
||
177 |
EXPORT_C TBool BTrace::OutFiltered(TUint32 a0, TUint32 a1, TUint32 a2, TUint32 a3) |
|
178 |
{ |
|
179 |
SBTraceData& traceData = BTraceData; |
|
180 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
181 |
return FALSE; |
|
182 |
if(!traceData.CheckFilter2(a1)) |
|
183 |
return FALSE; |
|
184 |
||
185 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
186 |
__ACQUIRE_BTRACE_LOCK(); |
|
187 |
TBool r = traceData.iHandler(a0,0,0,a1,a2,a3,0,pc); |
|
188 |
__RELEASE_BTRACE_LOCK(); |
|
189 |
return r; |
|
190 |
} |
|
191 |
||
192 |
EXPORT_C TBool BTrace::OutFilteredX(TUint32 a0, TUint32 a1, TUint32 a2, TUint32 a3) |
|
193 |
{ |
|
194 |
SBTraceData& traceData = BTraceData; |
|
195 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
196 |
return FALSE; |
|
197 |
if(!traceData.CheckFilter2(a1)) |
|
198 |
return FALSE; |
|
199 |
||
200 |
TUint32 context = ContextId(); |
|
201 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
202 |
__ACQUIRE_BTRACE_LOCK(); |
|
203 |
TBool r = traceData.iHandler(a0,0,context,a1,a2,a3,0,pc); |
|
204 |
__RELEASE_BTRACE_LOCK(); |
|
205 |
return r; |
|
206 |
} |
|
207 |
||
208 |
EXPORT_C TBool BTrace::OutFilteredN(TUint32 a0, TUint32 a1, TUint32 a2, const TAny* aData, TInt aDataSize) |
|
209 |
{ |
|
210 |
SBTraceData& traceData = BTraceData; |
|
211 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
212 |
return FALSE; |
|
213 |
if(!traceData.CheckFilter2(a1)) |
|
214 |
return FALSE; |
|
215 |
||
216 |
if(TUint(aDataSize)>KMaxBTraceDataArray) |
|
217 |
{ |
|
218 |
aDataSize = KMaxBTraceDataArray; |
|
219 |
a0 |= BTrace::ERecordTruncated<<(BTrace::EFlagsIndex*8); |
|
220 |
} |
|
221 |
a0 += aDataSize<<(BTrace::ESizeIndex*8); |
|
222 |
||
223 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
224 |
TBool r; |
|
225 |
__ACQUIRE_BTRACE_LOCK(); |
|
226 |
if(!aDataSize) |
|
227 |
r = traceData.iHandler(a0,0,0,a1,a2,0,0,pc); |
|
228 |
else if(aDataSize<=4) |
|
229 |
r = traceData.iHandler(a0,0,0,a1,a2,*(TUint32*)aData,0,pc); |
|
230 |
else |
|
231 |
r = traceData.iHandler(a0,0,0,a1,a2,(TUint32)aData,0,pc); |
|
232 |
__RELEASE_BTRACE_LOCK(); |
|
233 |
return r; |
|
234 |
} |
|
235 |
||
236 |
EXPORT_C TBool BTrace::OutFilteredNX(TUint32 a0, TUint32 a1, TUint32 a2, const TAny* aData, TInt aDataSize) |
|
237 |
{ |
|
238 |
SBTraceData& traceData = BTraceData; |
|
239 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
240 |
return FALSE; |
|
241 |
if(!traceData.CheckFilter2(a1)) |
|
242 |
return FALSE; |
|
243 |
||
244 |
if(TUint(aDataSize)>KMaxBTraceDataArray) |
|
245 |
{ |
|
246 |
aDataSize = KMaxBTraceDataArray; |
|
247 |
a0 |= BTrace::ERecordTruncated<<(BTrace::EFlagsIndex*8); |
|
248 |
} |
|
249 |
a0 += aDataSize<<(BTrace::ESizeIndex*8); |
|
250 |
||
251 |
TUint32 context = ContextId(); |
|
252 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
253 |
TBool r; |
|
254 |
__ACQUIRE_BTRACE_LOCK(); |
|
255 |
if(!aDataSize) |
|
256 |
r = traceData.iHandler(a0,0,context,a1,a2,0,0,pc); |
|
257 |
else if(aDataSize<=4) |
|
258 |
r = traceData.iHandler(a0,0,context,a1,a2,*(TUint32*)aData,0,pc); |
|
259 |
else |
|
260 |
r = traceData.iHandler(a0,0,context,a1,a2,(TUint32)aData,0,pc); |
|
261 |
__RELEASE_BTRACE_LOCK(); |
|
262 |
return r; |
|
263 |
} |
|
264 |
||
265 |
EXPORT_C TBool BTrace::OutFilteredBig(TUint32 a0, TUint32 a1, const TAny* aData, TInt aDataSize) |
|
266 |
{ |
|
267 |
TUint32 context = ContextId(); |
|
268 |
TUint32 pc = (&a0)[-1]; // return address on X86 |
|
269 |
SBTraceData& traceData = BTraceData; |
|
270 |
if(!traceData.iFilter[(a0>>BTrace::ECategoryIndex*8)&0xff]) |
|
271 |
return FALSE; |
|
272 |
if(!traceData.CheckFilter2(a1)) |
|
273 |
return FALSE; |
|
274 |
TBool r = DoOutBig(a0,a1,aData,aDataSize,context,pc); |
|
275 |
return r; |
|
276 |
} |
|
277 |
||
278 |
EXPORT_C TBool BTrace::OutFilteredPcFormatBig(TUint32 aHeader, TUint32 aModuleUid, TUint32 aPc, TUint16 aFormatId, const TAny* aData, TInt aDataSize) |
|
279 |
{ |
|
280 |
return EFalse; //kernel side not implemented yet |
|
281 |
} |
|
282 |
||
283 |
TInt BTraceDefaultControl(BTrace::TControl /*aFunction*/, TAny* /*aArg1*/, TAny* /*aArg2*/) |
|
284 |
{ |
|
285 |
return KErrNotSupported; |
|
286 |
} |
|
287 |
||
288 |
||
289 |
EXPORT_C void BTrace::SetHandlers(BTrace::THandler aNewHandler, BTrace::TControlFunction aNewControl, BTrace::THandler& aOldHandler, BTrace::TControlFunction& aOldControl) |
|
290 |
{ |
|
291 |
BTrace::TControlFunction nc = aNewControl ? aNewControl : &BTraceDefaultControl; |
|
292 |
__ACQUIRE_BTRACE_LOCK(); |
|
293 |
BTrace::THandler oldh = (BTrace::THandler)__e32_atomic_swp_ord_ptr(&BTraceData.iHandler, aNewHandler); |
|
294 |
BTrace::TControlFunction oldc = (BTrace::TControlFunction)__e32_atomic_swp_ord_ptr(&BTraceData.iControl, nc); |
|
295 |
__RELEASE_BTRACE_LOCK(); |
|
296 |
aOldHandler = oldh; |
|
297 |
aOldControl = oldc; |
|
298 |
} |
|
299 |
||
300 |
||
301 |
EXPORT_C TInt BTrace::SetFilter(TUint aCategory, TInt aValue) |
|
302 |
{ |
|
303 |
if(!IsSupported(aCategory)) |
|
304 |
return KErrNotSupported; |
|
305 |
TUint8* filter = BTraceData.iFilter+aCategory; |
|
306 |
TUint oldValue = *filter; |
|
307 |
if(TUint(aValue)<=1u) |
|
308 |
{ |
|
309 |
oldValue = __e32_atomic_swp_ord8(filter, (TUint8)aValue); |
|
310 |
BTraceContext4(BTrace::EMetaTrace, BTrace::EMetaTraceFilterChange, (TUint8)aCategory | (aValue<<8)); |
|
311 |
} |
|
312 |
return oldValue; |
|
313 |
} |
|
314 |
||
315 |
EXPORT_C SCpuIdleHandler* NKern::CpuIdleHandler() |
|
316 |
{ |
|
317 |
return &::CpuIdleHandler; |
|
318 |
} |
|
319 |
||
320 |
||
321 |
void NKern::Init0(TAny* a) |
|
322 |
{ |
|
323 |
__KTRACE_OPT(KBOOT,DEBUGPRINT("VIB=%08x", a)); |
|
201
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
324 |
SVariantInterfaceBlock* v = (SVariantInterfaceBlock*)a; |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
325 |
TheScheduler.iVIB = v; |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
326 |
__NK_ASSERT_ALWAYS(v && v->iVer==0 && v->iSize==sizeof(SVariantInterfaceBlock)); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
327 |
__KTRACE_OPT(KBOOT,DEBUGPRINT("iVer=%d iSize=%d", v->iVer, v->iSize)); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
328 |
__KTRACE_OPT(KBOOT,DEBUGPRINT("iMaxCpuClock=%08x %08x", I64HIGH(v->iMaxCpuClock), I64LOW(v->iMaxCpuClock))); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
329 |
__KTRACE_OPT(KBOOT,DEBUGPRINT("iTimestampFreq=%u", v->iTimestampFreq)); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
330 |
__KTRACE_OPT(KBOOT,DEBUGPRINT("iMaxTimerClock=%u", v->iMaxTimerClock)); |
0 | 331 |
TInt i; |
332 |
for (i=0; i<KMaxCpus; ++i) |
|
333 |
{ |
|
334 |
TSubScheduler& ss = TheSubSchedulers[i]; |
|
201
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
335 |
ss.iSSX.iCpuFreqRI.Set(v->iCpuFreqR[i]); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
336 |
ss.iSSX.iTimerFreqRI.Set(v->iTimerFreqR[i]); |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
337 |
|
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
338 |
ss.iSSX.iTimestampOffset.i64 = 0; |
201
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
339 |
v->iCpuFreqR[i] = 0; |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
340 |
v->iTimerFreqR[i] = 0; |
0 | 341 |
} |
201
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
342 |
TheScheduler.iSX.iTimerMax = (v->iMaxTimerClock / 128); |
0 | 343 |
InitFpu(); |
344 |
InterruptInit0(); |
|
345 |
} |
|
346 |
||
347 |
EXPORT_C TUint32 NKern::CpuTimeMeasFreq() |
|
348 |
{ |
|
349 |
return NKern::TimestampFrequency(); |
|
350 |
} |
|
351 |
||
352 |
||
353 |
/** Converts a time interval in microseconds to thread timeslice ticks |
|
354 |
||
355 |
@param aMicroseconds time interval in microseconds. |
|
356 |
@return Number of thread timeslice ticks. Non-integral results are rounded up. |
|
357 |
||
358 |
@pre aMicroseconds should be nonnegative |
|
359 |
@pre any context |
|
360 |
*/ |
|
361 |
EXPORT_C TInt NKern::TimesliceTicks(TUint32 aMicroseconds) |
|
362 |
{ |
|
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
363 |
TUint32 mf32 = (TUint32)TheScheduler.iSX.iTimerMax; |
0 | 364 |
TUint64 mf(mf32); |
365 |
TUint64 ticks = mf*TUint64(aMicroseconds) + UI64LIT(999999); |
|
366 |
ticks /= UI64LIT(1000000); |
|
367 |
if (ticks > TUint64(TInt(KMaxTInt))) |
|
368 |
return KMaxTInt; |
|
369 |
else |
|
370 |
return (TInt)ticks; |
|
371 |
} |
|
372 |
||
90
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
373 |
TBool TSubScheduler::Detached() |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
374 |
{ |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
375 |
return FALSE; |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
376 |
} |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
377 |
|
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
378 |
TBool TScheduler::CoreControlSupported() |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
379 |
{ |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
380 |
return FALSE; |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
381 |
} |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
382 |
|
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
383 |
void TScheduler::CCInitiatePowerUp(TUint32 /*aCores*/) |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
384 |
{ |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
385 |
} |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
386 |
|
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
387 |
void TScheduler::CCIndirectPowerDown(TAny*) |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
388 |
{ |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
389 |
} |
947f0dc9f7a8
Revision: 201015
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
0
diff
changeset
|
390 |
|
201
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
391 |
void TScheduler::DoFrequencyChanged(TAny*) |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
392 |
{ |
43365a9b78a3
Revision: 201027
Dremov Kirill (Nokia-D-MSW/Tampere) <kirill.dremov@nokia.com>
parents:
90
diff
changeset
|
393 |
} |