sysperfana/perfinvestigator/com.nokia.carbide.cpp.pi.doc.user/html/reference/methods/saved_pgm_status_reg.htm
changeset 2 b9ab3b238396
child 5 844b047e260d
equal deleted inserted replaced
1:1050670c6980 2:b9ab3b238396
       
     1 <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
       
     2 
       
     3 <html>
       
     4 <head>
       
     5 	<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
       
     6 	<title>Saved Program Status Register</title>
       
     7     <link href="../../../book.css" rel="stylesheet" type="text/css">
       
     8 </head>
       
     9 
       
    10 <body>
       
    11 <h3>Saved Program Status Register</h3>
       
    12 <p> In ARM architecture, the saved
       
    13 			program status register (SPSR) is a banked register in all of the
       
    14 			exception modes (thus not in user mode or system mode). When
       
    15 			switching the processor mode from any other mode to any of the
       
    16 			exception modes, the value within the CPSR is stored to the SPSR
       
    17 			so that it can be recovered after the exception (such as an
       
    18 			interrupt) has been processed. When having performance measurement
       
    19 			instrumentation within an interrupt, it can be useful to
       
    20 			investigate the value within the SPSR in order to find out the
       
    21 mode of the processor before the interrupt.</p>
       
    22 <div id="footer">Copyright &copy; 2009 Nokia Corporation and/or its subsidiary(-ies). All rights reserved. <br>License: <a href="http://www.eclipse.org/legal/epl-v10.html">http://www.eclipse.org/legal/epl-v10.html</a></div>
       
    23 </body>
       
    24 </html>