perfsrv/piprofiler/plugins/GeneralsPlugin/src/GeneralsSampler.cia
author hgs
Tue, 26 Oct 2010 16:20:32 +0300
changeset 62 1c2bb2fc7c87
parent 51 98307c651589
permissions -rw-r--r--
201043
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
20
hgs
parents:
diff changeset
     1
/*
hgs
parents:
diff changeset
     2
* Copyright (c) 2009 Nokia Corporation and/or its subsidiary(-ies). 
hgs
parents:
diff changeset
     3
* All rights reserved.
hgs
parents:
diff changeset
     4
* This component and the accompanying materials are made available
hgs
parents:
diff changeset
     5
* under the terms of "Eclipse Public License v1.0"
hgs
parents:
diff changeset
     6
* which accompanies this distribution, and is available
hgs
parents:
diff changeset
     7
* at the URL "http://www.eclipse.org/legal/epl-v10.html".
hgs
parents:
diff changeset
     8
*
hgs
parents:
diff changeset
     9
* Initial Contributors:
hgs
parents:
diff changeset
    10
* Nokia Corporation - initial contribution.
hgs
parents:
diff changeset
    11
*
hgs
parents:
diff changeset
    12
* Contributors:
hgs
parents:
diff changeset
    13
*
hgs
parents:
diff changeset
    14
* Description:  
hgs
parents:
diff changeset
    15
*
hgs
parents:
diff changeset
    16
*/
hgs
parents:
diff changeset
    17
hgs
parents:
diff changeset
    18
hgs
parents:
diff changeset
    19
#include <platform.h>
hgs
parents:
diff changeset
    20
hgs
parents:
diff changeset
    21
#include "GeneralsDriver.h"
hgs
parents:
diff changeset
    22
#include <kern_priv.h>		//temporary
hgs
parents:
diff changeset
    23
hgs
parents:
diff changeset
    24
#ifdef __SMP__
hgs
parents:
diff changeset
    25
#include <e32cia.h>
hgs
parents:
diff changeset
    26
#include <arm.h>
hgs
parents:
diff changeset
    27
#include <arm_gic.h>
hgs
parents:
diff changeset
    28
#include <arm_tmr.h>
hgs
parents:
diff changeset
    29
#endif
hgs
parents:
diff changeset
    30
hgs
parents:
diff changeset
    31
#if defined(__GCC32__)
hgs
parents:
diff changeset
    32
// CIA symbol macros for Gcc98r2
hgs
parents:
diff changeset
    33
#define CSM__ZN5NKern14CurrentContextEv " CurrentContext__5NKern"
hgs
parents:
diff changeset
    34
#elif defined(__ARMCC__)
hgs
parents:
diff changeset
    35
// CIA symbol macros for RVCT
hgs
parents:
diff changeset
    36
#define CSM__ZN5NKern14CurrentContextEv " __cpp(NKern::CurrentContext)"
hgs
parents:
diff changeset
    37
#else
hgs
parents:
diff changeset
    38
// CIA symbol macros for EABI assemblers
hgs
parents:
diff changeset
    39
#define CSM__ZN5NKern14CurrentContextEv " _ZN5NKern14CurrentContextEv"
hgs
parents:
diff changeset
    40
#endif
hgs
parents:
diff changeset
    41
hgs
parents:
diff changeset
    42
#ifdef __WINS__
hgs
parents:
diff changeset
    43
__NAKED__ TUint* IntStackPtr()
hgs
parents:
diff changeset
    44
{
hgs
parents:
diff changeset
    45
	return 0;
hgs
parents:
diff changeset
    46
}
hgs
parents:
diff changeset
    47
hgs
parents:
diff changeset
    48
__NAKED__ TUint32 SPSR()
hgs
parents:
diff changeset
    49
{
hgs
parents:
diff changeset
    50
	return 0;
hgs
parents:
diff changeset
    51
}
hgs
parents:
diff changeset
    52
__NAKED__ void UsrModLr(TUint32* a)
hgs
parents:
diff changeset
    53
{
hgs
parents:
diff changeset
    54
	*a = 0;
hgs
parents:
diff changeset
    55
}
hgs
parents:
diff changeset
    56
#else
hgs
parents:
diff changeset
    57
hgs
parents:
diff changeset
    58
__NAKED__ TUint* IntStackPtr()
hgs
parents:
diff changeset
    59
{
hgs
parents:
diff changeset
    60
#ifdef __SMP__
hgs
parents:
diff changeset
    61
    asm("stmfd sp!, {r0-r12,lr} ");
hgs
parents:
diff changeset
    62
#endif
hgs
parents:
diff changeset
    63
	asm("mrs r1, cpsr ");           // copy current program status register (cpsr) to R1 
hgs
parents:
diff changeset
    64
	asm("bic r3, r1, #0x1f ");      // compare to 0x1f, i.e. make sure that spsr is available? 
hgs
parents:
diff changeset
    65
#ifdef __SMP__
hgs
parents:
diff changeset
    66
	__ASM_CLI_MODE(MODE_IRQ);       // disable all interrupts and set to irq mode (we are in NTimer interrupt)
hgs
parents:
diff changeset
    67
#else
hgs
parents:
diff changeset
    68
	asm("orr r3, r3, #0xd2 ");		// mode_irq, all interrupts off
hgs
parents:
diff changeset
    69
	asm("msr cpsr, r3 ");           // write result on R3 back to cpsr, irqs disabled 
hgs
parents:
diff changeset
    70
#endif
hgs
parents:
diff changeset
    71
	asm("mov r0, sp ");				// read stack pointer to R0, mode r0=sp_irq
hgs
parents:
diff changeset
    72
	asm("msr cpsr, r1 ");			// restore interrupts
hgs
parents:
diff changeset
    73
#ifdef __SMP__
hgs
parents:
diff changeset
    74
    asm("ldmfd sp!, {r0-r12,pc} ");
hgs
parents:
diff changeset
    75
#endif
hgs
parents:
diff changeset
    76
	__JUMP(,lr);
hgs
parents:
diff changeset
    77
}
hgs
parents:
diff changeset
    78
hgs
parents:
diff changeset
    79
__NAKED__ TUint32 SPSR()
hgs
parents:
diff changeset
    80
{
hgs
parents:
diff changeset
    81
	asm("mrs r0, spsr ");
hgs
parents:
diff changeset
    82
	__JUMP(,lr);
hgs
parents:
diff changeset
    83
}
hgs
parents:
diff changeset
    84
__NAKED__ void UsrModLr(TUint32*)
hgs
parents:
diff changeset
    85
{
hgs
parents:
diff changeset
    86
	// r0 = address to store
hgs
parents:
diff changeset
    87
	asm ("stmia r0,{lr}^");
hgs
parents:
diff changeset
    88
	__JUMP(,lr);
hgs
parents:
diff changeset
    89
}
hgs
parents:
diff changeset
    90
62
hgs
parents: 51
diff changeset
    91
// This will return 1 if it was iDFC interrupted (0 otherwise).
hgs
parents: 51
diff changeset
    92
// As there is no Kernel interface for that, we have to 'fake' Kernel by
hgs
parents: 51
diff changeset
    93
// setting SVC mode before calling NKern::CurrentContext.
hgs
parents: 51
diff changeset
    94
// Without that, CurrentContext would always return EInterrupt.
hgs
parents: 51
diff changeset
    95
__NAKED__ TUint IDFCRunning()
hgs
parents: 51
diff changeset
    96
    {
hgs
parents: 51
diff changeset
    97
    asm("stmfd sp!, {r4-r5} "); 
hgs
parents: 51
diff changeset
    98
hgs
parents: 51
diff changeset
    99
    asm("mrs r5, cpsr");                            // r5 = cpsr_irq
hgs
parents: 51
diff changeset
   100
    asm("bic r4, r5, #0xdf ");                      // clear interrupt mask & CPU mode
hgs
parents: 51
diff changeset
   101
    asm("orr r4, r4, #0xd3 ");                      // disable all interrupts and set SVC mode
hgs
parents: 51
diff changeset
   102
hgs
parents: 51
diff changeset
   103
    asm("msr CPSR_cf, r4");                         // switch to SVC, (dissable FIQ, IRQ)
hgs
parents: 51
diff changeset
   104
hgs
parents: 51
diff changeset
   105
    // NKern::CurrentContext does not use sp (only r0,r1,r2)
hgs
parents: 51
diff changeset
   106
    // It is just lr in svc mode we need to preserve.
hgs
parents: 51
diff changeset
   107
    asm("mov r4, lr");                              // r4 = lr_svc
hgs
parents: 51
diff changeset
   108
    asm("bl " CSM__ZN5NKern14CurrentContextEv );    // r0 = 1 if iDFC was running, 0 if a thread was running
hgs
parents: 51
diff changeset
   109
    asm("mov lr, r4");                              // lr_svc is back to original state
hgs
parents: 51
diff changeset
   110
hgs
parents: 51
diff changeset
   111
    asm("msr CPSR_cf, r5");                         // return to IRQ mode
hgs
parents: 51
diff changeset
   112
hgs
parents: 51
diff changeset
   113
    asm("ldmfd sp!, {r4-r5} ");
hgs
parents: 51
diff changeset
   114
    __JUMP(,lr);
hgs
parents: 51
diff changeset
   115
    }
20
hgs
parents:
diff changeset
   116
#endif