debugsrv/runmodedebug/tsrc/rm_debug/debug_targets/d_rmdebug_step_test_armv4.s
author hgs
Fri, 08 Oct 2010 14:56:39 +0300
changeset 56 aa2539c91954
permissions -rw-r--r--
201041
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
56
hgs
parents:
diff changeset
     1
; Copyright (c) 2007-2010 Nokia Corporation and/or its subsidiary(-ies).
hgs
parents:
diff changeset
     2
; All rights reserved.
hgs
parents:
diff changeset
     3
; This component and the accompanying materials are made available
hgs
parents:
diff changeset
     4
; under the terms of "Eclipse Public License v1.0"
hgs
parents:
diff changeset
     5
; which accompanies this distribution, and is available
hgs
parents:
diff changeset
     6
; at the URL "http://www.eclipse.org/legal/epl-v10.html".
hgs
parents:
diff changeset
     7
;
hgs
parents:
diff changeset
     8
; Initial Contributors:
hgs
parents:
diff changeset
     9
; Nokia Corporation - initial contribution.
hgs
parents:
diff changeset
    10
;
hgs
parents:
diff changeset
    11
; Contributors:
hgs
parents:
diff changeset
    12
;
hgs
parents:
diff changeset
    13
; Description:
hgs
parents:
diff changeset
    14
; 
hgs
parents:
diff changeset
    15
;
hgs
parents:
diff changeset
    16
hgs
parents:
diff changeset
    17
        AREA |d-rmdebug-bkpt$$Code|, CODE, READONLY, ALIGN=6
hgs
parents:
diff changeset
    18
hgs
parents:
diff changeset
    19
	CODE32
hgs
parents:
diff changeset
    20
hgs
parents:
diff changeset
    21
	; ARM tests
hgs
parents:
diff changeset
    22
	
hgs
parents:
diff changeset
    23
; 
hgs
parents:
diff changeset
    24
; Non-PC modifying
hgs
parents:
diff changeset
    25
;
hgs
parents:
diff changeset
    26
	EXPORT RMDebug_StepTest_Non_PC_Modifying
hgs
parents:
diff changeset
    27
	EXPORT RMDebug_StepTest_Non_PC_Modifying_OK
hgs
parents:
diff changeset
    28
 
hgs
parents:
diff changeset
    29
RMDebug_StepTest_Non_PC_Modifying
hgs
parents:
diff changeset
    30
	mov		r0,r0		; nop
hgs
parents:
diff changeset
    31
RMDebug_StepTest_Non_PC_Modifying_OK
hgs
parents:
diff changeset
    32
	bx		lr			; should return to normal execution of the test thread
hgs
parents:
diff changeset
    33
hgs
parents:
diff changeset
    34
;
hgs
parents:
diff changeset
    35
; Branch
hgs
parents:
diff changeset
    36
;
hgs
parents:
diff changeset
    37
	EXPORT RMDebug_StepTest_Branch
hgs
parents:
diff changeset
    38
	EXPORT RMDebug_StepTest_Branch_1
hgs
parents:
diff changeset
    39
hgs
parents:
diff changeset
    40
RMDebug_StepTest_Branch
hgs
parents:
diff changeset
    41
	b		RMDebug_StepTest_Branch_1		
hgs
parents:
diff changeset
    42
	mov		r0, #2		; if the pc ends up here, we know its gone wrong
hgs
parents:
diff changeset
    43
RMDebug_StepTest_Branch_1
hgs
parents:
diff changeset
    44
	bx		lr			; return
hgs
parents:
diff changeset
    45
hgs
parents:
diff changeset
    46
;
hgs
parents:
diff changeset
    47
; Branch and Link
hgs
parents:
diff changeset
    48
;
hgs
parents:
diff changeset
    49
	EXPORT RMDebug_StepTest_Branch_And_Link
hgs
parents:
diff changeset
    50
	EXPORT RMDebug_StepTest_Branch_And_Link_1
hgs
parents:
diff changeset
    51
	EXPORT RMDebug_StepTest_Branch_And_Link_2
hgs
parents:
diff changeset
    52
hgs
parents:
diff changeset
    53
RMDebug_StepTest_Branch_And_Link		
hgs
parents:
diff changeset
    54
	mov		r0, lr		; preserve lr for the moment
hgs
parents:
diff changeset
    55
RMDebug_StepTest_Branch_And_Link_1
hgs
parents:
diff changeset
    56
	bl		RMDebug_StepTest_Branch_And_Link_2
hgs
parents:
diff changeset
    57
	mov		r1, #1		; insert a gap in the instruction stream so we know we branched.
hgs
parents:
diff changeset
    58
RMDebug_StepTest_Branch_And_Link_2
hgs
parents:
diff changeset
    59
	mov		lr, r0		; restore lr			
hgs
parents:
diff changeset
    60
	bx		lr			; should return to normal execution of the test thread
hgs
parents:
diff changeset
    61
hgs
parents:
diff changeset
    62
;
hgs
parents:
diff changeset
    63
; MOV PC
hgs
parents:
diff changeset
    64
;
hgs
parents:
diff changeset
    65
	EXPORT RMDebug_StepTest_MOV_PC
hgs
parents:
diff changeset
    66
	EXPORT RMDebug_StepTest_MOV_PC_1
hgs
parents:
diff changeset
    67
	EXPORT RMDebug_StepTest_MOV_PC_2
hgs
parents:
diff changeset
    68
hgs
parents:
diff changeset
    69
RMDebug_StepTest_MOV_PC
hgs
parents:
diff changeset
    70
	mov		r0, #4
hgs
parents:
diff changeset
    71
RMDebug_StepTest_MOV_PC_1
hgs
parents:
diff changeset
    72
	add		pc, pc, r0	; should be a jump (bear in mind reading pc = current inst + 8bytes for arm)
hgs
parents:
diff changeset
    73
	mov		r0, #1		; Simple instructions which allow us to test where the PC really is
hgs
parents:
diff changeset
    74
	mov		r0, #2		; just by reading r0.
hgs
parents:
diff changeset
    75
RMDebug_StepTest_MOV_PC_2
hgs
parents:
diff changeset
    76
	mov		r0, #3		; 
hgs
parents:
diff changeset
    77
	mov		r0, #4		; 
hgs
parents:
diff changeset
    78
	bx		lr			; should return to normal execution of the test thread
hgs
parents:
diff changeset
    79
hgs
parents:
diff changeset
    80
; 
hgs
parents:
diff changeset
    81
; LDR PC
hgs
parents:
diff changeset
    82
;
hgs
parents:
diff changeset
    83
	EXPORT RMDebug_StepTest_LDR_PC
hgs
parents:
diff changeset
    84
	EXPORT RMDebug_StepTest_LDR_PC_1
hgs
parents:
diff changeset
    85
hgs
parents:
diff changeset
    86
RMDebug_StepTest_LDR_PC
hgs
parents:
diff changeset
    87
	ldr		pc, =RMDebug_StepTest_LDR_PC_1
hgs
parents:
diff changeset
    88
	mov		r0, #1		;  separate the branch target so we can prove it works
hgs
parents:
diff changeset
    89
RMDebug_StepTest_LDR_PC_1
hgs
parents:
diff changeset
    90
	bx		lr			; should return to normal execution of the test thread
hgs
parents:
diff changeset
    91
	
hgs
parents:
diff changeset
    92
;
hgs
parents:
diff changeset
    93
; Stepping performance tests
hgs
parents:
diff changeset
    94
;
hgs
parents:
diff changeset
    95
; This counts down from 100000 to 0
hgs
parents:
diff changeset
    96
; This means that for all practical purposes
hgs
parents:
diff changeset
    97
; we can single-step as much as we like
hgs
parents:
diff changeset
    98
; in less than one second and have some likelyhood
hgs
parents:
diff changeset
    99
; that we will not step too far from our loop
hgs
parents:
diff changeset
   100
hgs
parents:
diff changeset
   101
	EXPORT RMDebug_StepTest_Count
hgs
parents:
diff changeset
   102
	EXPORT RMDebug_StepTest_Count_1
hgs
parents:
diff changeset
   103
	EXPORT RMDebug_StepTest_Count_2
hgs
parents:
diff changeset
   104
hgs
parents:
diff changeset
   105
RMDebug_StepTest_Count
hgs
parents:
diff changeset
   106
	ldr		r2, =100000
hgs
parents:
diff changeset
   107
RMDebug_StepTest_Count_1
hgs
parents:
diff changeset
   108
	subs	r2, r2, #1
hgs
parents:
diff changeset
   109
RMDebug_StepTest_Count_2
hgs
parents:
diff changeset
   110
	bne		RMDebug_StepTest_Count_1
hgs
parents:
diff changeset
   111
	bx		lr
hgs
parents:
diff changeset
   112
hgs
parents:
diff changeset
   113
;
hgs
parents:
diff changeset
   114
; ARM multiple-step ( 5 steps )
hgs
parents:
diff changeset
   115
;
hgs
parents:
diff changeset
   116
	EXPORT RMDebug_StepTest_ARM_Step_Multiple
hgs
parents:
diff changeset
   117
	EXPORT RMDebug_StepTest_ARM_Step_Multiple_1
hgs
parents:
diff changeset
   118
hgs
parents:
diff changeset
   119
RMDebug_StepTest_ARM_Step_Multiple
hgs
parents:
diff changeset
   120
	mov		r0,r0		; nop
hgs
parents:
diff changeset
   121
	mov		r0,r0		; nop
hgs
parents:
diff changeset
   122
	mov		r0,r0		; nop
hgs
parents:
diff changeset
   123
	mov		r0,r0		; nop
hgs
parents:
diff changeset
   124
	mov		r0,r0		; nop
hgs
parents:
diff changeset
   125
RMDebug_StepTest_ARM_Step_Multiple_1
hgs
parents:
diff changeset
   126
	bx		lr
hgs
parents:
diff changeset
   127
hgs
parents:
diff changeset
   128
	END
hgs
parents:
diff changeset
   129
hgs
parents:
diff changeset
   130
; End of file - d_rmdebug_step_test_armv4.s