tracesrv/tracecore/writers/xti/common/inc/TraceCoreRegisterWriter.h
author hgs
Fri, 08 Oct 2010 14:56:39 +0300
changeset 56 aa2539c91954
permissions -rw-r--r--
201041
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
56
hgs
parents:
diff changeset
     1
// Copyright (c) 2007-2010 Nokia Corporation and/or its subsidiary(-ies).
hgs
parents:
diff changeset
     2
// All rights reserved.
hgs
parents:
diff changeset
     3
// This component and the accompanying materials are made available
hgs
parents:
diff changeset
     4
// under the terms of "Eclipse Public License v1.0"
hgs
parents:
diff changeset
     5
// which accompanies this distribution, and is available
hgs
parents:
diff changeset
     6
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
hgs
parents:
diff changeset
     7
//
hgs
parents:
diff changeset
     8
// Initial Contributors:
hgs
parents:
diff changeset
     9
// Nokia Corporation - initial contribution.
hgs
parents:
diff changeset
    10
//
hgs
parents:
diff changeset
    11
// Contributors:
hgs
parents:
diff changeset
    12
//
hgs
parents:
diff changeset
    13
// Description:
hgs
parents:
diff changeset
    14
hgs
parents:
diff changeset
    15
/**
hgs
parents:
diff changeset
    16
@internalComponent
hgs
parents:
diff changeset
    17
*/
hgs
parents:
diff changeset
    18
hgs
parents:
diff changeset
    19
#ifndef __TRACECOREREGISTERWRITER_H__
hgs
parents:
diff changeset
    20
#define __TRACECOREREGISTERWRITER_H__
hgs
parents:
diff changeset
    21
hgs
parents:
diff changeset
    22
hgs
parents:
diff changeset
    23
// Include files
hgs
parents:
diff changeset
    24
#include "TraceCoreWriter.h"
hgs
parents:
diff changeset
    25
hgs
parents:
diff changeset
    26
hgs
parents:
diff changeset
    27
class TTraceCoreRegisterWriterProperties
hgs
parents:
diff changeset
    28
	{
hgs
parents:
diff changeset
    29
public:
hgs
parents:
diff changeset
    30
	TUint32 iDataRegister0;
hgs
parents:
diff changeset
    31
	TUint32 iDataRegister1;
hgs
parents:
diff changeset
    32
	TUint32 iControlRegister;
hgs
parents:
diff changeset
    33
	TUint8  iDataStart;
hgs
parents:
diff changeset
    34
	TUint8  iControlEnd0;
hgs
parents:
diff changeset
    35
	TUint8  iControlEnd1;
hgs
parents:
diff changeset
    36
	};
hgs
parents:
diff changeset
    37
hgs
parents:
diff changeset
    38
hgs
parents:
diff changeset
    39
/**
hgs
parents:
diff changeset
    40
 * Base class for optimized writers that use a register address to write data
hgs
parents:
diff changeset
    41
 */
hgs
parents:
diff changeset
    42
class DTraceCoreRegisterWriter : public DTraceCoreWriter
hgs
parents:
diff changeset
    43
    {
hgs
parents:
diff changeset
    44
public:
hgs
parents:
diff changeset
    45
    
hgs
parents:
diff changeset
    46
    /**
hgs
parents:
diff changeset
    47
     * Constructor
hgs
parents:
diff changeset
    48
     */
hgs
parents:
diff changeset
    49
    /*IMPORT_C*/ DTraceCoreRegisterWriter();
hgs
parents:
diff changeset
    50
    
hgs
parents:
diff changeset
    51
    /**
hgs
parents:
diff changeset
    52
     * Destructor
hgs
parents:
diff changeset
    53
     */
hgs
parents:
diff changeset
    54
    /*IMPORT_C*/ ~DTraceCoreRegisterWriter();
hgs
parents:
diff changeset
    55
hgs
parents:
diff changeset
    56
    /**
hgs
parents:
diff changeset
    57
     * Registers this writer to TraceCore. The first writer to register becomes the active writer.
hgs
parents:
diff changeset
    58
     */
hgs
parents:
diff changeset
    59
    /*IMPORT_C*/ TInt Register();
hgs
parents:
diff changeset
    60
hgs
parents:
diff changeset
    61
    /**
hgs
parents:
diff changeset
    62
     * Initializes the properties of this writer
hgs
parents:
diff changeset
    63
     */
hgs
parents:
diff changeset
    64
    virtual void InitProperties( TTraceCoreRegisterWriterProperties& aProperties ) = 0;
hgs
parents:
diff changeset
    65
    
hgs
parents:
diff changeset
    66
    /**
hgs
parents:
diff changeset
    67
     * Outputs a TraceCore frame. This calls WriteStart, writes the component and group ID's,
hgs
parents:
diff changeset
    68
     * calls WriteBTraceFrame and calls WriteEnd
hgs
parents:
diff changeset
    69
     *
hgs
parents:
diff changeset
    70
     * @param aComponentId the component ID
hgs
parents:
diff changeset
    71
     * @param aTraceId the trace ID
hgs
parents:
diff changeset
    72
     * @param aHeader BTrace header
hgs
parents:
diff changeset
    73
     * @param aHeader2 Extra header data
hgs
parents:
diff changeset
    74
     * @param aContext The thread context in which this function was called
hgs
parents:
diff changeset
    75
     * @param a1 The first trace parameter
hgs
parents:
diff changeset
    76
     * @param a2 The second trace parameter
hgs
parents:
diff changeset
    77
     * @param a3 The third trace parameter
hgs
parents:
diff changeset
    78
     * @param aExtra Extra trace data
hgs
parents:
diff changeset
    79
     * @param aPc The program counter value
hgs
parents:
diff changeset
    80
     * @param aRecordSize The record size
hgs
parents:
diff changeset
    81
     */
hgs
parents:
diff changeset
    82
    virtual void WriteTraceCoreFrame( const TUint32 aComponentId, const TUint32 aTraceId, 
hgs
parents:
diff changeset
    83
            TUint32 aHeader, TUint32 aHeader2, const TUint32 aContext, const TUint32 a1, 
hgs
parents:
diff changeset
    84
            const TUint32 a2, const TUint32 a3, const TUint32 aExtra, const TUint32 aPc, TUint32 aRecordSize ) = 0;
hgs
parents:
diff changeset
    85
       
hgs
parents:
diff changeset
    86
    
hgs
parents:
diff changeset
    87
    /**
hgs
parents:
diff changeset
    88
     * Writes 8-bit data to given entry (Time stamped channel -> ends the trace for used channel)
hgs
parents:
diff changeset
    89
     * 
hgs
parents:
diff changeset
    90
     * @param aEntryId the entry ID returned by WriteStart
hgs
parents:
diff changeset
    91
     * @param aData the trace data
hgs
parents:
diff changeset
    92
     */
hgs
parents:
diff changeset
    93
	virtual void WriteDataTs( TUint32 aEntryId, TUint8 aData ) = 0;
hgs
parents:
diff changeset
    94
hgs
parents:
diff changeset
    95
    /**
hgs
parents:
diff changeset
    96
     * Writes 16-bit data to given entry (Time stamped channel -> ends the trace for used channel)
hgs
parents:
diff changeset
    97
     * 
hgs
parents:
diff changeset
    98
     * @param aEntryId the entry ID returned by WriteStart
hgs
parents:
diff changeset
    99
     * @param aData the trace data
hgs
parents:
diff changeset
   100
     */
hgs
parents:
diff changeset
   101
    virtual void WriteDataTs( TUint32 aEntryId, TUint16 aData ) = 0;
hgs
parents:
diff changeset
   102
hgs
parents:
diff changeset
   103
    /**
hgs
parents:
diff changeset
   104
     * Writes 32-bit data to given entry (Time stamped channel -> ends the trace for used channel)
hgs
parents:
diff changeset
   105
     * 
hgs
parents:
diff changeset
   106
     * @param aEntryId the entry ID returned by WriteStart
hgs
parents:
diff changeset
   107
     * @param aData the trace data
hgs
parents:
diff changeset
   108
     */
hgs
parents:
diff changeset
   109
	virtual void WriteDataTs( TUint32 aEntryId, TUint32 aData ) = 0;
hgs
parents:
diff changeset
   110
    
hgs
parents:
diff changeset
   111
    /**
hgs
parents:
diff changeset
   112
     * Outputs a TraceCore frame
hgs
parents:
diff changeset
   113
     *
hgs
parents:
diff changeset
   114
     * @param aComponentId the component ID
hgs
parents:
diff changeset
   115
     * @param aTraceId the trace ID
hgs
parents:
diff changeset
   116
     * @param aHeader BTrace header
hgs
parents:
diff changeset
   117
     * @param aHeader2 Extra header data
hgs
parents:
diff changeset
   118
     * @param aContext The thread context in which this function was called
hgs
parents:
diff changeset
   119
     * @param a1 The first trace parameter
hgs
parents:
diff changeset
   120
     * @param a2 The second trace parameter
hgs
parents:
diff changeset
   121
     * @param a3 The third trace parameter
hgs
parents:
diff changeset
   122
     * @param aExtra Extra trace data
hgs
parents:
diff changeset
   123
     * @param aPc The program counter value
hgs
parents:
diff changeset
   124
     * @param aRecordSize The record size
hgs
parents:
diff changeset
   125
     */
hgs
parents:
diff changeset
   126
//    void OptimizedWriteTraceCoreFrame( const TUint32 aComponentId, const TUint32 aTraceId, 
hgs
parents:
diff changeset
   127
//    		TUint32 aHeader, TUint32 aHeader2, const TUint32 aContext, const TUint32 a1, 
hgs
parents:
diff changeset
   128
//    		const TUint32 a2, const TUint32 a3, const TUint32 aExtra, const TUint32 aPc, TUint32 aRecordSize );
hgs
parents:
diff changeset
   129
#ifndef __WINS__    		
hgs
parents:
diff changeset
   130
    /**
hgs
parents:
diff changeset
   131
     * InterruptsDisabled
hgs
parents:
diff changeset
   132
     * 
hgs
parents:
diff changeset
   133
     */
hgs
parents:
diff changeset
   134
    /*IMPORT_C*/ TUint32 InterruptsDisabled();
hgs
parents:
diff changeset
   135
#endif
hgs
parents:
diff changeset
   136
    
hgs
parents:
diff changeset
   137
protected:
hgs
parents:
diff changeset
   138
	
hgs
parents:
diff changeset
   139
    /**
hgs
parents:
diff changeset
   140
     * Outputs a BTrace frame
hgs
parents:
diff changeset
   141
     *
hgs
parents:
diff changeset
   142
     * @param aHeader BTrace header
hgs
parents:
diff changeset
   143
     * @param aHeader2 Extra header data
hgs
parents:
diff changeset
   144
     * @param aContext The thread context in which this function was called
hgs
parents:
diff changeset
   145
     * @param a1 The first trace parameter
hgs
parents:
diff changeset
   146
     * @param a2 The second trace parameter
hgs
parents:
diff changeset
   147
     * @param a3 The third trace parameter
hgs
parents:
diff changeset
   148
     * @param aExtra Extra trace data
hgs
parents:
diff changeset
   149
     * @param aPc The program counter value
hgs
parents:
diff changeset
   150
     * @param aRecordSize The record size
hgs
parents:
diff changeset
   151
     */
hgs
parents:
diff changeset
   152
    virtual void WriteBTraceFrame( TUint32 aWriteParameter, TUint32 aHeader, TUint32 aHeader2, 
hgs
parents:
diff changeset
   153
    		const TUint32 aContext, const TUint32 a1, const TUint32 a2, const TUint32 a3, 
hgs
parents:
diff changeset
   154
    		const TUint32 aExtra, const TUint32 aPc, TUint32 aRecordSize ) = 0;
hgs
parents:
diff changeset
   155
hgs
parents:
diff changeset
   156
    /**
hgs
parents:
diff changeset
   157
     * Writes the remaining bytes if data is not 32-bit aligned
hgs
parents:
diff changeset
   158
     */
hgs
parents:
diff changeset
   159
    virtual void WriteRemainingBytes( TUint32 aWriteParameter, const TUint32 aSize, const TUint32 a3 ) = 0;
hgs
parents:
diff changeset
   160
hgs
parents:
diff changeset
   161
    /**
hgs
parents:
diff changeset
   162
	 * Write helper functions
hgs
parents:
diff changeset
   163
	 */
hgs
parents:
diff changeset
   164
//    inline void LocalWriteData8( TUint32 aWriteParameter, TUint8 aValue, TInt32 aSizeLeftBeforeWrite );
hgs
parents:
diff changeset
   165
//    inline void LocalWriteData16( TUint32 aWriteParameter, TUint16 aValue, TInt32 aSizeLeftBeforeWrite  );
hgs
parents:
diff changeset
   166
//    inline void LocalWriteData32( TUint32 aWriteParameter, TUint32 aValue, TInt32 aSizeLeftBeforeWrite  );
hgs
parents:
diff changeset
   167
    
hgs
parents:
diff changeset
   168
	/**
hgs
parents:
diff changeset
   169
	 * Writer properties
hgs
parents:
diff changeset
   170
	 */
hgs
parents:
diff changeset
   171
	TTraceCoreRegisterWriterProperties iProperties;
hgs
parents:
diff changeset
   172
};
hgs
parents:
diff changeset
   173
hgs
parents:
diff changeset
   174
#endif
hgs
parents:
diff changeset
   175
hgs
parents:
diff changeset
   176
// End of file