tracesrv/tracecore/writers/xti/common/src/TraceCoreRegisterWriter.cia
author hgs
Fri, 08 Oct 2010 14:56:39 +0300
changeset 56 aa2539c91954
permissions -rw-r--r--
201041
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
56
hgs
parents:
diff changeset
     1
// Copyright (c) 2007-2010 Nokia Corporation and/or its subsidiary(-ies).
hgs
parents:
diff changeset
     2
// All rights reserved.
hgs
parents:
diff changeset
     3
// This component and the accompanying materials are made available
hgs
parents:
diff changeset
     4
// under the terms of "Eclipse Public License v1.0"
hgs
parents:
diff changeset
     5
// which accompanies this distribution, and is available
hgs
parents:
diff changeset
     6
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
hgs
parents:
diff changeset
     7
//
hgs
parents:
diff changeset
     8
// Initial Contributors:
hgs
parents:
diff changeset
     9
// Nokia Corporation - initial contribution.
hgs
parents:
diff changeset
    10
//
hgs
parents:
diff changeset
    11
// Contributors:
hgs
parents:
diff changeset
    12
//
hgs
parents:
diff changeset
    13
// Description:
hgs
parents:
diff changeset
    14
hgs
parents:
diff changeset
    15
#include "TraceCoreRegisterWriter.h"
hgs
parents:
diff changeset
    16
hgs
parents:
diff changeset
    17
/**
hgs
parents:
diff changeset
    18
 * InterrupsDisabled
hgs
parents:
diff changeset
    19
 * Check if interrupts IRQ/FIQ disabled
hgs
parents:
diff changeset
    20
 * Return 0x08 if only IRQ disabled, 0x04 if only FIQ disabled, 0x0C if both disabled.
hgs
parents:
diff changeset
    21
 * @return true if interrupt(s) disabled, otherwise 0 (false)
hgs
parents:
diff changeset
    22
 */
hgs
parents:
diff changeset
    23
/*EXPORT_C*/ __NAKED__ TUint32 DTraceCoreRegisterWriter::InterruptsDisabled() 
hgs
parents:
diff changeset
    24
    {
hgs
parents:
diff changeset
    25
    // save work regs
hgs
parents:
diff changeset
    26
    asm( "stmfd sp!, {r2, r4}" );
hgs
parents:
diff changeset
    27
	
hgs
parents:
diff changeset
    28
    // check if interrupts disabled
hgs
parents:
diff changeset
    29
    asm( "mrs r2,cpsr" );
hgs
parents:
diff changeset
    30
    asm( "and r0,r2,#0xc0" ); // 0b11000000 IRQ disabled bit 7, FIQ disabled bit 6
hgs
parents:
diff changeset
    31
		
hgs
parents:
diff changeset
    32
    // restore work regs
hgs
parents:
diff changeset
    33
    asm( "ldmfd sp!,{r2,r4}" );
hgs
parents:
diff changeset
    34
	
hgs
parents:
diff changeset
    35
    // move pc,lr
hgs
parents:
diff changeset
    36
    asm( "bx lr" );
hgs
parents:
diff changeset
    37
    }
hgs
parents:
diff changeset
    38