<?xml version="1.0" encoding="utf-8"?>

<!-- Copyright (c) 2007-2010 Nokia Corporation and/or its subsidiary(-ies) All rights reserved. -->

<!-- This component and the accompanying materials are made available under the terms of the License 

"Eclipse Public License v1.0" which accompanies this distribution, 

and is available at the URL "http://www.eclipse.org/legal/epl-v10.html". -->

<!-- Initial Contributors:

    Nokia Corporation - initial contribution.

Contributors: 

-->

<!DOCTYPE concept

  PUBLIC "-//OASIS//DTD DITA Concept//EN" "concept.dtd">

<concept id="GUID-629EAA30-ED77-4CA9-91ED-36C818D7B4F4" xml:lang="en"><title>SMP</title><shortdesc>Provides summary of documents to make SMP-safe applications.</shortdesc><prolog><metadata><keywords/></metadata></prolog><conbody>

<section id="GUID-DA96C23B-D7B6-480A-96EB-377898DAB402"> <title>Getting started

with SMP</title> <p> The SMP introduction topics provide the basic concepts

of threads, interrupt handling, locks and memory barriers in an SMP environment. </p><ul>

<li><p><xref href="GUID-CE72E71B-6ED3-4961-B4C5-C43D823ACA9D.dita">Introduction

to SMP</xref> </p>    </li>

</ul><p>The common error pattern topics describes the solutions to the problems

that occur when porting an application from single core architecture to multiple

core architecture.</p><ul>

<li><p><xref href="GUID-314FAEB5-946C-4090-B6AA-1BEEC9BE8EFB.dita">SMP - Common

Error Patterns - Case Studies</xref></p></li>

</ul></section>

<section id="GUID-C0E92C6D-A788-404F-98CB-2D805A179B8D"> <title>Architecture</title><p>The

following illustration is an example of multiprocessor architecture with four

CPUs connected to a shared memory. </p><fig id="GUID-932ACAC3-B997-4219-AFE0-59C4CCC4BE01">

<title>SMP architecture example</title>

</fig></section>

<section id="GUID-5B1EE6CA-285F-48F3-B719-F6542F090E9B"> <title>Technologies</title><p>SMP

is a microprocessor architecture with two or more processors. The processors

are connected to a single shared memory. A single instance of Symbian platform

runs on the available cores and allocates the threads to different CPUs. </p></section>

</conbody></concept>